Experiences on developing computer vision hardware algorithms using Xilinx system generator

Microprocessors and Microsystems

Volumn 29, Issue 8-9, 2005, Pages 411-419

  Moreo, Ana Toledo ^a   Lorente, Pedro Navarro ^a   Valles, F Soto ^a   Muro, Juan Suardíaz ^a   Andrés, Carlos Fernández ^a  

^a TECHNICAL UNIVERSITY OF CARTAGENA   (Spain)

Author keywords

Co design environments; Computer vision; FPGA based hardware implementation; MatLab; Xilinx system generator

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; RAPID PROTOTYPING;

CO-DESIGN ENVIRONMENTS; FPGA-BASED HARDWARE IMPLEMENTATION; MATLAB; XILINK SYSTEM GENERATOR;

COMPUTER VISION;

EID: 24144432849     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2004.11.002     Document Type: Article

References (41)

1. I. Alston, and B. Madahar From C to netlists: hardware engineering for software engineers? Electronics and Communication Engineering Journal 14 4 2002 165 173
2. P.M. Athanas, and A.L. Abbott Real-time image processing on a custom computing platform IEEE Computer 28 2 1995 16 25
3. J. Bernd Computer Vision and Applications: A Guide for Students and Practitioners 2000 Academic Press New York 0123797772 pp. 5-30
4. Celoxica Inc., http://www.celoxica.com
5. K. Compton, and S. Hauck Reconfigurable computing: a survey of systems and software ACM Computing Surveys June 2002 171 210
6. A.S. Dawood, S.J. Visser, and J.A. Williams Reconfigurable FPGAS for real time image processing in space 14th International Conference on Digital Signal Processing, DSP 2002 vol. 2 2002 pp. 845 - 848
7. M. Edwards, and B. Fozard Rapid prototyping of mixed hardware and software systems Euromicro Symposium on Digital System Design 2002 118 125
8. M.A. Figueiredo, and C. Gloster Implementation of a probabilistic neural network for multi-spectral image classification on an FPGA based custom computing machine Fifth Brazilian Symposium on Neural Networks 1998 pp. 174-179
9. D.A. Forsyth Computer Vision: A Modern Approach 2002 Pearson Education 0130851981
10. A. Garimella, M.V.V. Satyanarayana, R. Satish Kumar, P.S. Murugesh, and U.C. Niranjan VLSI implementation of online digital watermarking technique with difference encoding for 8-bit gray scale images Proceedings of the 16th International Conference on VLSI Design 2003 pp. 283-288
11. S.D. Haynes, P.Y.K. Cheung, W. Luk, and J. Stone SONIC - a plug-in architecture for video processing Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM'99 1999 pp. 280-281
12. A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen, and H. Meyr A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA IEEE/ACM International Conference on Computer Aided Design, ICCAD 2001 2001 pp. 625-630
13. J. Hwang, B. Milne, N. Shirazi, and J. Stroomer System level tools for DSP in FPGAs FPL 2001, Lecture Notes in Computer Science 2001 pp. 534-543
14. C. Iseli, and E. Sanchez Spyder, a SURE, SUperscalar and REconfigurable, Processor Journal of Supercomputing 9 1995 231 252
15. L. Kessal, D. Demigny, N. Boudouani, R. Bourguiba, Reconfigurable hardware for real time image processing, Proceeding of the 2000 International Conference on Image Processing, vol. 3, pp. 110-113.
16. H. Krupnova, and G. Saucier FPGA technology snapshot: current devices and design tools 11th International Workshop on Rapid System Prototyping 2000 pp. 200-205
17. L. Liang, and S. Yu Real-time duplex digital video surveillance system and its implementation with FPGA Proceedings of the Fourth International Conference on ASIC 2001 pp. 471-473
18. S.M. Loo, B.E. Wells, N. Freije, and J. Kulick Handel-C for rapid prototyping of VLSI coprocessors for real time systems Proceedings of the 34th Southeastern Symposium on System Theory 2002 pp. 6-10
19. A.K. Majumdar Design of an ASIC for straight line detection in an image Proceedings of the 13th International Conference on VLSI Design 2000 pp. 128-133
20. R. Manner, M. Sessler, and H. Simmler Pattern recognition and reconstruction on an FPGA coprocessor board IEEE Symposium on Field-Programmable Custom Computing Machines 2003 pp. 325-326
21. Matrox Inc., http://www.matrox.com
22. S. Mitra Digital Signal Processing: A Computer Based Approach second ed. 2001 McGraw-Hill New York pp. 862-870
23. A. Nayak, M. Haldar, Accurate area and delay estimators for FPGAs, Proceedings of the 2002 Design, Automation, and Test in Europe Conference and Exhibition (DATE'02), 2002, pp. 862-870.
24. L. O'Donnell, G.L. Williams, A.J. Lacey, N.L. Seed, P.R. Thorne, A.C. Zawada, P.A. Ivey, A 3-D re-configurable image processing element, IEE Colloquium on High Performance Architectures for Real-Time Image Processing (Ref. no. 1998/197), 1998, pp. 1-7.
25. P.R. Panda SystemC - a modeling platform supporting multiple design abstractions Proceedings of the 14th International Symposium on System Synthesis 2001 pp. 75-80
26. M.E. Rizkalla, K. Palaniswamy, A.S.C. Sinha, M. El-Sharkawy, P. Salama, S. Lyshevski, and H. Gundrum ASIC memory design of 2-D median filters Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems vol. 1 2000 pp. 354-357
27. L. Semeria, and A. Ghosh Methodology for hardware/software co-verification in C/C++ Proceedings of the ASP-DAC 2000 Design Automation Conference 2002 pp. 123-128
28. L. Semeria, A. Seawright, R. Mehra, D. Ng, A. Ekanayake, and B. Pangrle RTL C-based methodology for designing and verifying a multi-threaded processor Design Automation Conference 2002 pp. 123-128
29. L. Shijian, G. Li, Z. Junzhu, and L. Feng A CPLD design of real time system for point targets detection in infrared image sequences Proceeding of the Fifth International Conference on ASIC, 21-24 October vol. 2 2003 pp. 906-909
30. G. Spivey, S.S. Bhattacharyya, and K. Nakajima Logic foundry: rapid prototyping of FPGA-based DSP systems Proceedings of the ASP-DAC 2003 Design Automation Conference 2003 pp. 374-381
31. G. Stockman Computer Vision 2001 Pearson Education 0130307963 pp. 374-381
32. The MathWorks Inc., http://www.mathworks.com
33. The Ocapi XL initiative, http://www.imec.be/design/ocapi
34. The SystemC Initiative, http://www.systemc.org
35. T. Todman, and W. Luk Real-time extensions to a C-like hardware description language 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2003, 9-11 April 2003 pp. 302-304
36. I.S. Uzun, and A.A.A. Bouridane FPGA implementations of fast Fourier transforms for real-time signal and image processing IEEE International Conference on Field-Programmable Technology (FPT) 2003 pp. 102-109
37. K. Wiatr, and E. Jamro Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems International Conference on Information Technology: Coding and Computing 2000 pp. 152-157
38. J. Woodfill, and B. Von Herzen Real-time stereo vision on the PARTS reconfigurable computer Proceedings of the Fifth Annual IEEE Symposium on FPGAs for Custom Computing Machines 1997 pp. 201-210
39. Xilinx Inc., http://www.xilinx.com
40. X. Zhang, and K.W. Ng A review of high-level synthesis for dynamically reconfigurable FPGAs Microprocessors and Microsystems 24 4 2000 199 211
41. T. Yokota, M. Nagafuchi, Y. Mekada, T. Yoshinaga, K. Ootsu, and T. Baba A scalable FPGA-based custom computing machine for a medical image processing Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines 2002 pp. 307-308