FPGA implementations of Fast Fourier Transforms for real-time signal and image processing

Proceedings - 2003 IEEE International Conference on Field-Programmable Technology, FPT 2003

Volumn , Issue , 2003, Pages 102-109

  Uzun, I S ^a   Amira, A ^a   Bouridane, A ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE PROCESSING; RECONFIGURABLE HARDWARE; SIGNAL RECEIVERS;

COMPUTATIONAL POWER; FPGA IMPLEMENTATIONS; FREQUENCY DOMAINS; PARALLEL IMPLEMENTATIONS; REAL TIME PERFORMANCE; REAL-TIME APPLICATION; RECONFIGURABLE HARDWARE DEVICES; SIGNAL AND IMAGE PROCESSING;

FAST FOURIER TRANSFORMS;

EID: 84946051775     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2003.1275737     Document Type: Conference Paper

References (27)

1. J. W. Cooley and J. W. Tukey, "An Algorithm for the Machine Computation of the Complex Fourier Series", Math.of Computation, Vol. 19, April 1965, pp. 297-301.
2. R. N. Bracewell, "Discrete Hartley Transform", J. Opt. Soc. Amer., vol. 73, no. 12, pp. 1832-1835, 1983.
3. Frigo, M. and Johnson, S. G, "FFTW: An Adaptive Software Architecture for the FFT", ICASSP conference proceedings, 3:1381-1384, 1998.
4. Ganapathiraju, A. etal, "Contemporary View of FFT Algorithms", Proc. of the IASTED, pp. 130-133, 1998.
5. Datasheet, "Analog Devices DSP Selection Guide 2002 Edition", Analog Devices, 2002.
6. Datasheet, "TI C62x and C67x DSP Benchmarks", Texas Instruments, 2002.
7. Datasheet, "Motorola DSP 56600 16-bit DSP Family Datasheet", Motorola Ltd., 2002.
8. M. Wosnitza: "High Precision 1024-point FFT Processor for 2-D Object Detection", PhD Thesis, ISBN 3-89649-443-0, 1999
9. Baas, B. M., "A low-power, high-performance 1024-point FFT processor", IEEE Journal of Solid State Circuits, pp. 380-387, 1999.
10. URL: www.xilinx.com.
11. Datasheet, "FFT Megacore Function User Guide", Altera Ltd., 2002.
12. Datasheet, "Xilinx 1024-point FFT/IFFT Core Datasheet", Xilinx Ltd., 2002.
13. Datasheet, "CS248 FFT/IFFT Core Datasheet", Amphion Ltd., 2002.
14. Datasheet, "FFT/WinFFT/Convolver Transform", Mentor Graphics, 2002.
15. URL: www.celoxica.com.
16. Datasheet, "RC1000 Reconfigurable hardware development platform", Celocixa Ltd., 2001.
17. E. O. Bngham, "The Fast Fourier Transform and its Application", Prentice Hall, 1988.
18. C. S. Burrus and T. W. Parks, "DFT/FFT and Convolution Algorithms", Wiley, New York, 1985.
19. P. Duhamel, "Implementation of split-radix FFT algorithms for complex, real and real-symmetric data" IEEE Trans, on ASSP, vol. 34, pp. 285-295, April 1986.
20. N. Shirazi et.al, "Implementation of a 2-D Fast Fourier Transform on a FPGA-Based Custom Computing Machine", IEEE Symposium on FPGAs for Custom Conf. Comp. Mach., September 1999.
21. C. Dick, "Computing Multidimensional DFTs Using Xilinx FPGAs", The 8th Intr. Conf. On Sig. Pro. App. And Tech., September, 1998.
22. T. Dillon, "Two Virtex-II FPGAs Deliver Fastest, Cheapest, Best High-Performance Image Processing System", Xilinx Xcell Journal, 41, 2001.
23. M. F. Ercan, "A Parallel Architecture for Knowledge Based Autonomous Navigation, ", Singapore Robotic Games 2003 Symposium, 2003
24. Cavadini, M, et.al., "Multiprocessor system for high-resolution image correlation in real time", IEEE Transactions on VLSI Systems, 9:439-449, 2001.
25. D. A. Hartley and S. P. Kshirsagar, "Architecture and modeling of a parallel digital processor based image processing system", in Proc. SPIE Int. Society Optical Eng., vol. 2308, 1994, pp. 1807-1815.
26. J. A. Sgro, "An efficient MIMD/SIMD architecture for the analog devices SHARC (tm) DSP", Tech. Rep., Alacron, Inc., 1998.
27. R. C. Gonzales and R. E. Woods. "Digital Image Processing", Addison-Wesley, 2002.