Implementation image data convolutions operations in FPGA reconfigurable structures for real-time vision systems

Proceedings - International Conference on Information Technology: Coding and Computing, ITCC 2000

Volumn , Issue , 2000, Pages 152-157

  Wiatr, K ^a   Jamro, E ^a  

^a AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER VISION; CONVOLUTION; INTERACTIVE COMPUTER SYSTEMS; RECONFIGURABLE HARDWARE; TABLE LOOKUP;

COEFFICIENT VALUES; CONSTANT COEFFICIENTS; CUSTOM COMPUTING MACHINES; DISTRIBUTED ARITHMETIC; MULTIPLIER-LESS; REAL TIME IMAGES; REAL TIME VISION SYSTEM; RECONFIGURABLE STRUCTURE;

REAL TIME SYSTEMS;

EID: 33645194486     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITCC.2000.844199     Document Type: Conference Paper

References (13)

1. Gonzalez R., Wintz P.: Digital Image Processing, Addision-Wesley 1987
2. Wiatr K.: Pipelined Architecture of Reconfigurable Specialised Processors for a Real-Time Image Data Pre-Processing. Proceedings of the IEEE International Conference on Signal Processing, Beijing - China, IEEE Press 1996, pp. 649-652
3. Wiatr K.: Pipelined Architecture of Specialised Reconfigurable Processors in FPGA Structures for Real- Time Image Data Pre-Processing. Proceedings of the EUROMICRO International Conference: Digital System Design: Architectures, Methods and Tools, Vasteras - Sweden 1998, IEEE Computer Press 1998, pp. 131-138
4. Chapman K. Constant Coefficient Multipliers for the XC4000E. Xilinx Application Note, XAPP 054 December 1996
5. Omondi A. R. Computer Arithmetic Systems. Algorithms Architecture and Implementation, Prentice Hall 1994
6. th 1994
7. Mintzer L.: Mechanization of Digital Signal Processors, Handbook of Digital Signal Processing, 1987, pp. 941-973
8. Chen C. L., Khoo K. Y., Willson A. N.: An improved polynomial-time algorithm for designing digital filters with power-of-two coefficients, Proceedings of IEEE International Symposium on Circuits and Systems, Seattle, WA, May 1995, pp. 84-87
9. Lim Y. C., Parker S. R.:, FIR filter design over a discrete power-of-two coefficient space IEEE Transaction on Accustics, Speech, and Signal Processin, pp. 583-591
10. Pirsch P.: Architectures for Digital Signal Processing, Willey 1998
11. Parker D.A., Parhi K.K.: Low-Area/Power Parallel FIR Digital Filter Implementations, Journal of VLSI Signal Processings 17, 75-92, Kluwer 1997
12. Mintzer L.: FIR filters with the Xilinx FPGA FPGA '92 ACM/SIGDA Workshop on FPGAs, pp. 129-134
13. Kelem S.: Virtex Configuration Architecture Advanced Users' Guide Xilinx XAPP 151 June 1999