Using a visual formalism for design verification in industrial environments

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1385, Issue , 1998, Pages 208-221

  Schlör, Rainer ^a   Josko, Bernhard ^a   Werth, Dieter ^b  

^a OFFIS INSTITUTE FOR INFORMATION TECHNOLOGY   (Germany)

^b SIEMENS AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

MODEL CHECKING; SPECIFICATIONS; VISUALIZATION;

COMPOSITIONAL VERIFICATION; DESIGN VERIFICATION; HARDWARE DESIGNERS; INDUSTRIAL ENVIRONMENTS; INDUSTRIAL PARTNERS; SYMBOLIC MODEL CHECKING; VERIFICATION ENVIRONMENT; VERIFICATION TOOLS;

FORMAL VERIFICATION;

EID: 22044431985     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/bfb0053507     Document Type: Conference Paper

References (17)

1. R.E. Bryant. Graph-based algorithms for boolean function manipulation. Transactions on Computers, 35:677-691, 1986.
2. R.E. Bryant. Symbolic boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys, 24(3):293-318, 1992.
3. J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential circuit verification using symbolic model checking. In Proceedings of the 27th ACM/IEEE Design Automation Conference, pages 46-51, June 1990.
4. Checkoff, user's guide. Abstract Hardware, 1997.
5. E.M. Clarke, E.A. Emerson, and A.P. Sistla. Automatic verification of finite state concurrent systems using temporal logic specifications: A practical approach. In Proceedings of the 10th ACM Symposium on Principles of Programming Languages, pages 117-126, 1983.
6. Werner Damm, Bernhard Josko, and Rainer Schlör. Specification and verification of VHDL-based system-level hardware designs. In E. Börger, editor, Specification and Validation Methods, pages 331-410. Oxford University Press, 1995.
7. H. Dierks and C. Dietz. Graphical Specification and Reasoning: Case Study "Generalized Railroad Crossing". In J. Fitzgerald, C.B. Jones, and P. Lucas, editors, FME'97, volume 1313 of Lecture Notes in Computer Science, pages 20-39. Springer Verlag, 1997.
8. C. Dietz. Graphical Formalization of Real-Time Requirements. In B. Jonsson and J. Parrow, editors, Formal Techniques in Real-Time and Fault-Tolerant Systems, volume 1135 of Lecture Notes in Computer Science, pages 366-385, Uppsala, Sweden, September 1996. Springer Verlag.
9. G. Döhmen, H.J. Holberg, and R. Schlör. Verification of the sms design. Technical report, OFFIS, 1997.
10. Konrad Feyerabend and Bernhard Josko. A visual formalism for real time requirement specifications. In Miquel Bertran and Teodor Rus, editors, Transformation-Based Reactive Systems Development, Proceedings, 7th international AMAST Workshop on Real-Time Systems and Concurrent and Distributed Software, ARTS'97, Lecture Notes in Computer Science 1231, pages 156-168. Springer-Verlag, 1997.
11. K. Fisler. A logical formalization of hardware diagrams. Technical report, Computer Science Department, Indiana University, September 1994.
12. K. Fisler. A Unified Approach to Hardware Verification Through a Heterogenous Logic of Design Diagrams. Dissertation, Indiana University, 1997.
13. K. Fisler. Containment of regular languages in non-regular timing diagram languages is decidable. In Orna Grumberg, editor, 9th International Conference on Computer Aided Verification, Lecture Notes in Computer Science 1254, pages 155-166. Springer-Verlag, 1997.
14. Swen Masuhr. Formale Verifikation eines ASIC. Diplomarbeit, Universität Oldenburg, 1995.
15. L.E. Moser, P.M Melliar-Smith, Y.S. Ramakrishna, G. Kutty, and L.K. Dillon. A real-time graphical interval logic toolset. In 8th International Conference on Computer Aided Verification, pages 446-449, June 1996.
16. L.E. Moser, Y.S. Ramakrishna, G. Kutty, P.M. Melliar-Smith, and L.K. Dillon. A graphical environment for design of concurrent real-time systems. ACM Transactions on Software Engineering and Methodology, 6(l):31-79, 1997.
17. R. Schlör and W. Damm. Specification and verification of system-level hardware designs using timing diagrams. In Proceedings, The European Conference on Design Automation, pages 518-524, Paris, France, feb. 1993. IEEE Computer Society Press.