-
3
-
-
84947799189
-
Timing Diagrams for writing and checking logical and behavioural properties of integrated systems
-
P. Prinetti, P.Camurati, editor, Elsevier Science Publishers
-
C. Antoine, B. Le Goff. Timing Diagrams for writing and checking logical and behavioural properties of integrated systems. In P. Prinetti, P.Camurati, editor, Correct Hardware Design Methodologies. Elsevier Science Publishers, 1992.
-
(1992)
Correct Hardware Design Methodologies
-
-
Antoine, C.1
Le Goff, B.2
-
5
-
-
0007876762
-
Provably Correct Systems
-
H. Langmaack, W.P. de Roever, Y. Vytopil, editor, Springer
-
Jifeng He, C.A.R. Hoare, M. Fräinzle, M. Müller-Olm, E.-R. Olderog, M. Schenke, M.R. Hansen, A.P. Ravn, H. Rischel. Provably Correct Systems. In H. Langmaack, W.P. de Roever, Y. Vytopil, editor, Formal Techniques in Real-Time and Fault-Tolerant Systems. Springer, 1994.
-
(1994)
Formal Techniques in Real-Time and Fault-Tolerant Systems
-
-
He, J.1
Hoare, C.A.R.2
Fräinzle, M.3
Müller-Olm, M.4
Olderog, E.-R.5
Schenke, M.6
Hansen, M.R.7
Ravn, A.P.8
Rischel, H.9
-
7
-
-
2842594661
-
A Functional Rephrasing of the Assumption/Commitment Specification Style. Technical report, TU Mfinchen
-
M. Broy. A Functional Rephrasing of the Assumption/Commitment Specification Style. Technical report, TU Mfinchen, TUM-I9417, 1994.
-
(1994)
TUM-I9417
-
-
Broy, M.1
-
8
-
-
84913447584
-
Specification, Verification and and Synthesis of Control Circuits with Propositional Temporal Logic
-
J.A. Darringer, F.J. Rammig, editor, IFIP, Elsevier Science Publishers B.V
-
M. Fujita, H. Fujisawa. Specification, Verification and and Synthesis of Control Circuits with Propositional Temporal Logic. In J.A. Darringer, F.J. Rammig, editor, Computer Hardware Description Languages and their Applications. IFIP, Elsevier Science Publishers B.V., 1990.
-
(1990)
Computer Hardware Description Languages and Their Applications
-
-
Fujita, M.1
Fujisawa, H.2
-
9
-
-
84947779570
-
Design of Real-Time Systems: Interface between Duration Calculus and Program Specifications
-
Springer
-
M. Schenke, E.-R. Olderog. Design of Real-Time Systems: Interface between Duration Calculus and Program Specifications. In STRICT' 95. Springer, 1995.
-
(1995)
STRICT' 95
-
-
Schenke, M.1
Olderog, E.-R.2
-
10
-
-
0000578008
-
A Comparison of Statecharts Variants
-
H. Langmaack, W.-P. de Roever, J. Vytopil, editor, Springer
-
M. vonder Beeck. A Comparison of Statecharts Variants. In H. Langmaack, W.-P. de Roever, J. Vytopil, editor, Formal Techniques in Real-Time and Fault-Tolerant Systems. Springer, 1994.
-
(1994)
Formal Techniques in Real-Time and Fault-Tolerant Systems
-
-
Vonder Beeck, M.1
-
11
-
-
0003619698
-
Specification and Verification of System Level Hardware Designs using Timing Diagrams
-
Paris, France
-
R. Schlör, W. Damm. Specification and Verification of System Level Hardware Designs using Timing Diagrams. In Proc. The European Conference on Design Automation. Paris, France, 1993.
-
Proc. The European Conference on Design Automation
, pp. 1993
-
-
Schlör, R.1
Damm, W.2
-
12
-
-
0027872153
-
Really Visual Temporal Reasoning
-
IEEE Press
-
Y.S. Ramakrishna, P.M. Melliar-Smith, L.E. Moser, L.K. Dillon, G. Kutty. Really Visual Temporal Reasoning. In Proc. 14th RTSS, Raliegh-Durham. IEEE Press, 1993.
-
(1993)
Proc. 14Th RTSS, Raliegh-Durham
-
-
Ramakrishna, Y.S.1
Melliar-Smith, P.M.2
Moser, L.E.3
Dillon, L.K.4
Kutty, G.5
|