A Graphical Environment for the Design of Concurrent Real-Time Systems

ACM Transactions on Software Engineering and Methodology

Volumn 6, Issue 1, 1997, Pages 31-79

  Moser, L E ^a,b   Ramakrishna, Y S ^a,c   Kutty, G ^a,d   Melliar Smith, P M ^a,b   Dillon, L K ^a,b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b University of California   (United States)

^c Stony Brook University   (United States)

^d GE MEDICAL SYSTEMS   (United States)

Author keywords

Automated deduction; Concurrent systems; Formal specification and verification; Graphical user interface; Real time systems; Temporal logic

Indexed keywords

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DATABASE SYSTEMS; FILE EDITORS; FORMAL LANGUAGES; FORMAL LOGIC; GRAPHICAL USER INTERFACES; INFORMATION RETRIEVAL SYSTEMS; SYSTEMS ANALYSIS; THEOREM PROVING;

AUTOMATED DEDUCTION; CONCURRENT REAL TIME SYSTEMS; CONCURRENT SYSTEMS; REAL TIME GRAPHICAL INTERVAL LOGIC; TEMPORAL LOGIC; VERIFICATION;

REAL TIME SYSTEMS;

EID: 0030783264     PISSN: 1049331X     EISSN: None     Source Type: Journal    
DOI: 10.1145/237432.237438     Document Type: Article

References (43)

1. ABADI, M. AND LAMPORT, L. 1994. An old-fashioned recipe for real time. ACM Trans. Program. Lang. Syst. 16, 5 (Sept.), 1543-1571.
2. ABADI, M. AND LAMPORT, L. 1995. Conjoining specifications. ACM Trans. Program. Lang. Syst. 17, 3 (May), 507-534.
3. ALUR, R. AND DILL, D. 1990. Automata for modeling real-time systems. In Proceedings of the 17th International Colloquium on Automata, Languages and Programming. Lecture Notes in Computer Science, vol. 443. Springer-Verlag, Berlin, 322-335.
4. ALUR, R. AND HENZINGER, T. 1993. Real-time logics: Complexity and expressiveness. Inf. Comput. 104, 1 (May), 35-77.
5. ALUR, R., FEDER, T., AND HENZINGER, T. 1996a. The benefits of relaxing punctuality. J. ACM 43, 1 (Jan.), 116-146.
6. ALUR, R., HENZINGER, T., AND HO, P. H. 1996b. Automatic symbolic verification of embedded systems. IEEE Trans. Softw. Eng. 22, 3 (Mar.), 181-201.
7. BJØORNER, N., BROWNE, I. A., CHANG, E., COLÓN, M., KAPUR, A., MANNA, Z., SIPMA, H. B., AND URIBE, T. E. 1995. STeP: The Stanford Temporal Prover user's manual. Tech. Rep. STAN-CS-TR-95-1562, Computer Science Dept., Stanford Univ., Stanford, Calif. Nov.
8. CAMPOS, S., CLARKE, E., MARRERO, W., AND MINEA, M. 1995. Verus: A tool for quantitative analysis of finite-state real-time systems. In Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Real-Time Systems. SIGPLAN Not. 30, 11 (Nov.), 70-78.
9. CLARKE, E. M., EMERSON, E. A., AND SISTLA, A. P. 1986. Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. Syst. 8, 2 (Apr.), 244-263.
10. CLEMENTS, P. C., HEITMEYER, C. L., LABAW, B. G., AND ROSE, A. T. 1993. MT: A toolset for specifying and analyzing real-time systems. In Proceedings of the 14th IEEE Real-Time Systems Symposium. IEEE Computer Society Press, Los Alamitos, Calif., 12-22.
11. COURCOUBETIS, C., DILL, D., CHATZAKI, M., AND TZOUNAKIS, P. 1992. Verification with real-time COSPAN. In Proceedings of the 4th International Conference on Computer-Aided Verification. Lecture Notes in Computer Science, vol. 663. Springer-Verlag, Berlin, 274-287.
12. CROW, J., JEFFERSON, S. T., LEE, R., MELLIAR-SMITH, P. M., OWRE, S., RUSHBY, J. M., SCHWAKTZ, R. L., SHANKAR, N., SHOSTAK, R. E., VON HENKE, F. W., AND WHITEHURST, A. 1990. EHDM specification and verification system. Tech. Rep. SRI Project 8110, Computer Science Laboratory, SRI International, Menlo Park, Calif. Jan.
13. DILL, D. L. 1989. Timing assumptions and verification of finite-state concurrent systems. In Proceedings of the International Workshop on Automatic Verification Methods for Finite State Systems. Lecture Notes in Computer Science, vol. 407. Springer-Verlag, Berlin, 196-212.
14. DILLON, L. K., KUTTY, G., MOSER, L. E., MELLIAR-SMITH, P. M., AND RAMAKRISHNA, Y. S. 1994. A graphical interval logic for specifying concurrent systems. ACM Trans. Softw. Eng. Methodol. 3, 2 (Apr.), 131-165.
15. FELDER, M. AND MORZENTI, A. 1994. Validating real-time systems by history-checking TRIO specifications. ACM Trans. Softw. Eng. Methodol. 3, 4 (Oct.), 308-339.
16. FISLER, K. 1996. Exploiting the potential of diagrams in guiding hardware reasoning. In Logical Reasoning with Diagrams, G. Allwein and J. Barwise, Eds. Oxford University Press, New York, 225-256.
17. GHEZZI, C., MANDRIOLI, D., AND MORZENTI, A. 1990. TRIO, a logic language for executable specifications of real-time systems. J. Syst. Softw. 12, 2 (May), 107-123.
18. HAR'EL, Z. AND KURSHAN, R. 1990. Software for analytical development of communications protocols. AT&T Tech. J. 69, 1 (Jan./Feb.), 45-59.
19. HAREL, D. 1987. Statecharts: A visual formalism for complex systems. Sci. Comput. Program. 8, 3 (June), 231-274.
20. HAREL, D., KOZEN, D., AND PARIKH, R. 1982. Process logic: Expressiveness, decidability, completeness. J. Comput. Syst. Sci. 25, 2 (Oct.), 145-180.
21. HAREL, D., LACHOVER, H., NAAMAD, A., PNUELI, A., POLITI, M., SHERMAN, R., SHTULL-TRAURING, A., AND TRAKHTENBROT, M. 1990. STATEMATE: A working environment for the development of complex reactive systems. IEEE Trans. Softw. Eng. 16, 4 (Apr.), 403-414.
22. HENZINGER, T. A., NICOLLIN, X., SIFAKIS, J., AND YOVINE, S. 1992. Symbolic model checking for real-time systems. Inf. Comput. 111, 2 (June), 193-244.
23. JAHANIAN, F. AND MOK, A. K. 1994. Modechart: A specification language for real-time systems. IEEE Trans. Softw. Eng. 20, 12 (Dec.), 933-947.
24. KESTEN, Y., MANNA, Z., AND PNUELI, A. 1995. Verifying clocked transition systems. In Hybrid Systems. Vol. 3, Verification and Control, R. Alur, T. A. Henzinger, and E. D. Sontag, Eds. Springer-Verlag, Berlin, 13-40.
25. KOEDINGER, K. R. AND ANDERSON, J. R. 1990. Abstract planning and perceptual chunks: Elements of expertise in geometry. Cog. Sci. 14, 4 (Oct./Dec.), 511-550.
26. KOYMANS, R., VYTOPIL, J., AND DEROEVER, W. P. 1983. Real-time programming and asynchronous message passing. In Proceedings of the 2nd ACM Conference on Principles of Distributed Computing. ACM, New York, 187-197.
27. KUTTY, G., MOSER, L. E., MELLIAR-SMITH, P. M., RAMAKRISHNA, Y. S., AND DILLON, L. K. 1995. Axiomatizations of interval logics. Fundamenta Informaticae 24, 4 (Dec.), 313-332.
28. LAMPORT, L. 1994. The temporal logic of actions. ACM Trans. Program. Lang. Syst. 16, 3 (May), 872-923.
29. LAMPORT, L. 1995. TLA in pictures. IEEE Trans. Softw. Eng. 21, 9 (Sept.), 768-775.
30. LUNNEY, T. F. AND PERROT, R. H. 1988. Syntax-directed editing. Softw. Eng. J. 3, 2 (Mar.), 37-46.
31. MANNA, Z. AND PNUELI, A. 1992. Temporal Logic of Reactive and Concurrent Systems: Specification. Springer-Verlag, Berlin.
32. MANNA, Z. AND PNUELI, A. 1994. Temporal verification diagrams. In Proceedings of the 11th Annual Symposium on Theoretical Aspects of Computer Science. Lecture Notes in Computer Science, vol. 789. Springer-Verlag, Berlin, 726-765.
33. MELLIAR-SMITH, P. M. 1988. A graphical representation of interval logic. In Proceedings of the International Conference on Concurrency. Lecture Notes in Computer Science, vol. 335. Springer-Verlag, Berlin, 106-120.
34. MOSER, L. E. AND MELLIAR-SMITH, P. M. 1990. Formal verification of safety-critical systems. Softw. Pract. Exper. 20, 8 (Aug.), 799-821.
35. MOSER, L. E. AND MELLIAR-SMITH, P. M. 1995. Consistent composition and refinement for dependable systems. In Mathematics of Dependable Systems, V. Stavridou, Ed. IMA Conference Series. Oxford University Press, New York.
36. MYERS, B. A., GIUSE, D. A., DANNEBERG, R. B., VANDER ZANDEN, B., KOSBIE, D. S., PERVIN, E., MICKISH, A., AND MARCHAL, P. 1990. Garnet: Comprehensive support for graphical, highly interactive user interfaces. IEEE Comput. 23, 11 (Nov.), 71-85.
37. OWRE, S., RUSHBY, J., SHANKAR, N., AND VON HENKE, F. 1995. Formal verification for fault-tolerant architectures: Prolegomena to the design of PVS. IEEE Trans. Softw. Eng. 21, 2 (Feb.), 107-125.
38. RAMAKRISHNA, Y. S., MELLIAR-SMITH, P. M., MOSER, L. E., DILLON, L. K., AND KUTTY, G. 1996a. Interval logics and their decision procedures: Part I: An interval logic. Theor. Comput. Sci. 166, 1-2 (Oct.), 1-47.
39. RAMAKRISHNA, Y. S., MELLIAR-SMITH, P. M., MOSER, L. E., DILLON, L. K., AND KUTTY, G. 1996b. Interval logics and their decision procedures: Part II: A real-time interval logic. Theor. Comput. Sci. 170 (Dec.).
40. RAVN, A. P., RISCHEL, H., AND HANSEN, K. M. 1993. Specifying and verifying requirements of real-time systems. IEEE Trans. Softw. Eng. 19, 1 (Jan.), 41-55.
41. SCHLÖR, R. AND DAMM, W. 1993. Specification and verification of system-level hardware designs using timing diagrams. In Proceedings of the European Conference on Design Automation. IEEE Computer Society Press, Los Alamitos, Calif., 518-524.
42. SCHWARTZ, R., MELLIAR-SMITH, P. M., AND VOGT, F. 1983. An interval based temporal logic. In Proceedings of the ACM Workshop on Logics of Programs. Lecture Notes in Computer Science, vol. 398. Springer-Verlag, Berlin, 443-457.
43. e Année, 110-111 Numero Special. Automated Reasoning in Non-Classical Logic (June-Sept.), 119-136.