A visual formalism for real time requirement specifications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1231, Issue , 1997, Pages 156-168

  Feyerabend, Konrad ^a   Josko, Bernhard ^b  

^a UNIVERSITY OF OLDENBURG   (Germany)

^b OFFIS INSTITUTE FOR INFORMATION TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL LINGUISTICS; EMBEDDED SYSTEMS; INTERACTIVE COMPUTER SYSTEMS; RECONFIGURABLE HARDWARE; SPECIFICATION LANGUAGES; SPECIFICATIONS;

GRAPHICAL LANGUAGES; HARDWARE DESIGNERS; REAL TIME REQUIREMENT; REAL-TIME PROPERTIES; REAL-TIME TEMPORAL LOGIC; SEMANTICAL FOUNDATIONS; VERIFICATION TOOLS; VISUAL FORMALISM;

REAL TIME SYSTEMS;

EID: 84958779892     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63010-4_11     Document Type: Conference Paper

References (16)

1. R. Alur and D. Dill. The theory of timed automata. In J.W. de Bakker, Т. Henzinger, and W.P. de Roever, editors, Real Time: Theorie in Practice, REX Workshop 1991, LNCS 600, pages 45-73. Springer-Verlag, 1992.
2. R. Alur and T. Henzinger. A really temporal logic. Journal of the ACM, 41:181204, 1994.
3. J. Bengtsson, K. G. Larsen, F. Larsson, P. Pettersson, and W. Yi. UPPAAL - a tool suite for automatic verification of real-time systems. In Proceedings of the 4th DIM ACS Workshop on Verification and Control of Hybrid Systems, 1995.
4. G. Boriello. Formalized timing diagrams. In Proceedings, The European Conference on Design Automation, pages 372-377, Brussels, Belgium, 1992.
5. J.R. Burch, E.M. Clarke, K.L. McMillan, and D.L. Dill. Sequential circuit verification using symbolic model checking. In Proceedings, 27th ACM/IEEE Design Automation Conference, pages 46-51, June 1990.
6. W. Damm, B. Josko, and R. Schlör. Specification and verification of VHDL-based system-level hardware designs. In E. Börger, editor, Specification and Validation Methods, pages 331-410. Oxford University Press, 1995.
7. C. Daws, A. Olivero, S. Tripakis, and S. Yovine. The tool KRONOS. In Hybrid Systems III, Verification and Control, LNCS 1066. Springer-Verlag, 1996.
8. C. Dietz. Graphical formalization of real-time requirements. In Formal Techniques in Real-Time and Fault-Tolerant Systems (FTRTFT'96), LNCS 1135, pages 366-384. Springer-Verlag, 1996.
9. K. Feyerabend. Real time symbolic timing diagrams. Technical report, Department of Computer Science, Oldenburg University, September 1996. http://ca.informatik.uni-oldenburg.de.
10. D. Harel, H. Lachover, A. Naamad, A. Pnueli, M. Politi, R. Sherman, A. Shtull-Trauring, and M. Trakhtenbrot. STATEMATE: A working environment for the development of complex reactive systems. IEEE Transactions on Software Engineering, 16:403-414, 1990.
11. T. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine. Symbolic model checking for real-time systems. Information and Computation, lll(2):193-244, 1994.
12. IEEE Standard VHDL Reference Manual IEEE Std 1076-1987, 1987.
13. P.K. Khordoc, M. Dufresne, and E. Czerny. A stimulus/response system based on hierarchical timing diagrams. Technical Report 770, Universite de Montreal, 1991.
14. C. Delgado Kloos and W. Damm, editors. Formal Methods for Hardware Verification. Springer-Verlag, 1996.
15. L. E. Moser, P. M. Melliar-Smith, Y.S. Ramakrishna, G. Kutty, and L. K. Dillon. The real-time graphical interval logic toolset. In Proceedings of the 8th Int. Conference on Computer Aided Verification CAV'96, LNCS 1102. Springer-Verlag, 1996.
16. Y.S. Ramakrishna, P.M. Melliar-Smith, L.E. Moser, L.K. Dillon, and G. Kutty. Really visual temporal reasoning. In Proceedings of 14th Real-Time Systems Symposium, pages 262-273, December 1993.