Containment of regular languages in non-regular timing diagram languages is decidable

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1254, Issue , 1997, Pages 155-166

  Fisler, Kathi ^a  

^a Rice University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; TIMING CIRCUITS;

ALGORITHMIC VERIFICATION; FINITE STATE SYSTEMS; LANGUAGE PROPERTY; TIMING CONSTRAINTS; TIMING DIAGRAMS; TIMING PROPERTIES;

COMPUTABILITY AND DECIDABILITY;

EID: 84947440701     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-63166-6_17     Document Type: Conference Paper

References (11)

1. Rajeev Alur Thomas A. Henzinger and Moshe Y. Vardi. Parametric real-time reasoning. In Proc. of the 25th ACM Symposium on the Theory of Computing pages 592-601 1993.
2. Bachi Berkane Simona Gandrabur and Eduard Cerny. Timing diagrams: semantics and timing analysis. LASSO Laboratory University of Montreal 1996.
3. J.A. Brzozowski, T. Gahlinger and F. Mavaddat, Consistency and satisfiability of waveform timhag specifications. Networks 21:91--107 1991.
4. E. Cerny and K. Khordoc. Interface specifications with conjunctive timing constraints: realizability and compatibility. In Second AMAST Workshop on Real-Time Systems June 1995.
5. Kathryn Fisler. A Unified Approach to Hardware Verification Through a Heterogeneous Logic of Design Diagrams, PhD thesis Indiana University August 1996.
6. Werner Grass et al. Transformation of timing diagram specifications into VHDL code. In Proc. of Computer Hardware Description Languages and Their Applications pages 659-668 August 1995.
7. Oscar H, Ibarra. Reversal-bounded multicomlter machines and their decision problems. Journal of the ACM 25(1):116-133 January 1978.
8. Oscar H, Ibarra Tao Jiang Nicholas Tran mid Hui Wang. New decidability results conceiving two-way counter machines and applications. In Proc. of the 20th International Colloquium on Automata Languages and Programming 1993. Lecture Notes in Computer Science 700.
9. K. Khordoc, M. Dufresne, E. Cerny, P. A. Babkine and A. Silburt. Integrating behavior and timing in executable specifications. In Proc. of Computer Hardware Description Languages and their Applications pages 385-402 April 1993.
10. Philippe Mooeschler Hans Peter Amann and Pausto Pellandini. High-level modeling using extended timing diagrams. In Proe. of the European Design Automation Conference pages 494-499 1993.
11. Rainer Schlör. A prover for VHDL-based hardware design, In Proc. of Computer Hardware Description Languages and Their Applications August 1995.