Operation binding and scheduling for low power using constraint logic programming

Proceedings - 24th EUROMICRO Conference, EURMIC 1998

Volumn 1, Issue , 1998, Pages 83-90

  Gruian, Flavius ^a   Kuchcinski, Krzysztof ^a  

^a LINKÖPING UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER CIRCUITS; COMPUTER PROGRAMMING LANGUAGES; HIGH LEVEL SYNTHESIS; SCHEDULING;

CAPACITANCE REDUCTION; CONSTRAINT LOGIC PROGRAMMING; HIGH LEVEL SYNTHESIS PROBLEMS; OPERATION SCHEDULING; POWER CONSUMPTION MINIMIZATIONS; REGISTER TRANSFER LEVEL; SCHEDULING AND BINDINGS; SWITCHING ACTIVITIES;

LOGIC PROGRAMMING;

EID: 84888996591     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1998.711781     Document Type: Conference Paper

References (16)

1. N.Beldiceanu, E.Bourreau, H.Simonis and P.Chan, "Partial search strategy in CHIP," Presented at 2nd Metaheuristic International Conference MIC97, France, July 1997.
2. A.P.Chandrakasan, R.W.Brodersen, "Minimizing Power Consumption in Digital CMOS Circuits," Proceedings of the IEEE, Vol. 83, No. 4, April 1995.
3. A.P. Chadrakasan, M.Potkonjak, R.Mehra, J.Rabaey, R.W. Brodersen, "Optimizing Power Using Transformations," IEEE Transactions on CAD, Vol. 14, No. 1, January 1995.
4. J.Chang and M. Pedram, "Power Efficient Module Allocation and Binding," Technical Report CENG 95-16 Univ. of Southern California, Los Angeles, CA 90089.
5. CHIP System Documentation, COSYTEC, 1996.
6. G.DeMicheli, "Synthesis and Optimization of Digital Circuits," McGraw-Hill Inc., 1994.
7. R.Jain, A.C.Parker, N.Park, "Predicting System-Level Area and Delay for Pipelined and Nonpipelined Designs," IEEE Transactions on CAD, Vol. 11, No. 8, August 1992.
8. K.Kuchcinski, "Embedded System Synthesis by Timing Constraints Solving," Proceedings of ISSS'97, Antwerp, Belgium, September 1997.
9. K.Kuchcinski, "An Approach to High-Level Synthesis Using Constraint Logic Programming," Proc. of the 24th Euromicro Conference, Vasteras, Sweden, August 1998.
10. N.Kumar, S.Katkoori, L.Rader, R.Vemuri, "Profile-Driven Behavioral Synthesis for Low Power VLSI Systems," IEEE Design & Test of Computers, fall 1995
11. J. Nestor, G. Krishnamoorthy, "SALSA: A New Approach to Scheduling with Timing Constraints," IEEE Transactions on CAD, Vol. 12, No. 8, August 1993.
12. A.Raghunathan, N.K.Jha, "Behavioral Synthesis for Low Power," Proceedings of ICCD 1994.
13. A.Raghunathan, N.K.Jha, "An Iterative Improvement Algorithm for Low Power Data Path Synthesis," ICCAD 1995.
14. C.R.Reeves, "Modern Heuristic Techniques for Combinatorial Problems," Blackwell Scientific Publications, 1993.
15. J.M.Rabaey, M.Pedram, "Low Power Design Methodologies," Kluwer Academic Publishers, 1996.
16. R.San Martin and J.P.Knight, "Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level," Proceedings of the 32nd Design Automation Conference, San Francisco, USA, June 1995.