An improved long distance treatment for mutual inductance

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 24, Issue 5, 2005, Pages 783-793

  Escovar, Rafael ^a   Ortiz, Salvador ^a   Suaya, Roberto ^a  

^a MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

Approximation methods; Electromagnetic fields; Electromagnetic induction; Impedance; Inductance; Magnetic field effetcts

Indexed keywords

APPROXIMATION THEORY; COMPUTATIONAL METHODS; ELECTRIC CONDUCTANCE; ELECTRIC IMPEDANCE; ELECTROMAGNETIC FIELDS; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUITS; MAGNETIC FIELD EFFECTS; MATRIX ALGEBRA;

APPROXIMATION METHODS; ELECTROMAGNETIC INDUCTION; INTEGRATED CIRCUIT DESIGN; LOOP INDUCTANCE MEASUREMENT;

INDUCTANCE;

EID: 18744405463     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2005.846361     Document Type: Article

References (15)

1. A. E. Ruehli, "Inductance calculations in a complex circuit environment," IBM J. Res. Develop., vol. 16, pp. 470-481, 1972.
2. M. Kamon, M. J. Tsuk, and J. White, "Fasthenry: A multipole-accelerated 3-d inductance extraction program," IEEE Trans. Microwave Theory Tech., vol. 42, no. 9, pp. 1750-1758, Sep. 1994.
3. F. Grover, Inductance Calculations Working Formula and Tables. New York: Instrument Society of America, 1945.
4. E. Rosa, "The self and mutual inductance of linear conductors," Bull. Nat. Bureau Standards, vol. 4, pp. 301-344, 1908.
5. G. Golub and C. van Loan, Matrix Computations, 3rd ed. Baltimore, MD: The Johns Hopkins Univ. Press, 1992.
6. M. Beattie, B. Krauter, L. Alatan, and L. Pileggi, "Equipotential shells for efficient inductance extraction," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 20, no. 1, pp. 70-79, Jan. 2001.
7. J. Jackson, Classical Electrodynamics. New York: Wiley, 1962.
8. A. Devgan, H. Lin, and W. Dai, "How to efficiently capture on-chip inductance effects: Introducing a new circuit element k," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 2000, pp. 150-155.
9. M. Beattie and L. Pileggi, "Inductance 101: Modeling and extraction," in Proc. Design Automation Conf., 2001, pp. 323-328.
10. _, "Efficient inductance extraction via windowing," in Proc. Design, Automation, Test Eur., 2001, pp. 430-436.
11. C. T.-H. Chen and C. Luk, "INDUCTWISE: Inductance-wise interconnect simulator and extractor," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 22, no. 7, pp. 884-894, Jul. 2003.
12. B. Krauter and S. Mehrotra, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis," in Proc. 35th ACM/IEEE Design Automation Conf., Jan. 1998, pp. 303-308.
13. R. Escovar and R. Suaya, "Transmission line design of clock trees," in Proc. IEEE/ACM Int. Conf. Computer-Aided Design, Nov. 2002, pp. 334-340.
14. T. Lin, M. Beattie, and L. Pileggi, "On the efficiency of simplified 2-D on-chip inductance models," in Proc. Design Automation Conf., 2002, pp. 757-762.
15. K. L. Shepard and T. Zhong, "Return-limited inductances: A practical approach to on-chip inductance extraction," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 19, no. 4, pp. 425-436, Apr. 2000.