Soft IP customisation model based on metaprogramming techniques

Informatica

Volumn 15, Issue 1, 2004, Pages 111-126

  Štuikys, Vytautas ^a   Damaševičius, Robertas ^a  

^a KAUNAS UNIVERSITY OF TECHNOLOGY   (Lithuania)

Author keywords

Customisation; Generation; Metaprogramming; Reuse; Soft IP design; UML

Indexed keywords

EID: 18544408373     PISSN: 08684952     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (32)

1. Agaësse, J.F., and B. Laurent (1999). Virtual components application and customization. In Proc. of Design, Automation and Test in Europe (DATE'1999), pp. 726-727.
2. Booch, G., I. Jacobson, J. Rumbaugh and J. Rumbaugh (1998). The Unified Modeling Language User Guide. Addison-Wesley.
3. Booth(2001). http://ww.cs.umbc.edu/help/VHDL/samples/
4. Böttger, J., K. Agsteiner, D. Monjau and S. Schulze (1998). An object-oriented model for specification, prototyping, implementation and reuse. In Proc. of Design, Automation and Test in Europe (DATE 1998). pp. 303-309.
5. Chang, H., L. Cooke, M. Hunt, G. Martin, A. Mc-Nelly and L. Todd (1999). Surviving the SoC Revolution: A Guide to Platform-Based Design. Kluwer Academic Publishers, Norwell.
6. Chang, K.C. (1997). Digital Design and Modeling with VHDL and Synthesis. IEEE Computer Society Press, The Institute of Electrical and Electronic Engineers, Inc., Los Alamitos, CA
7. Chou, P., R. Ortega, K. Mines, K. Partridge and G. Borriello (1999). IPChinook: an integrated ip-based design framework for distributed embedded systems. In Proc. of 36th Design Automation Conference (DAC'1999). pp. 44-49.
8. Damaševičius, R., G. Majauskas and V. Stuikys (2003). Application of design patterns for hardware design. In Proc. of 40th Design Automation Conference (DAC 2003). pp. 48-53.
9. Damaševičius, R., and V. Stuikys (2004). Application of UML for hardware design based on design process model. In Proc. of Asia South Pacific Design Automation Conference (ASP-DAC 2004). pp. 244-249
10. Fin, A., F. Fummi and G. Perbellini (2001). Soft-cores generation by instruction set analysis. In Proc. of 14th Int. Symposium on System Synthesis (ISSS'01). pp. 227-232.
11. Gamma, E., R. Helm, R. Johnson and J. Vlissides (1995). Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley.
12. Garino, P., G. Cesana, M. Paolini, M. Turola and S. Vercelli (1999). Experiences and issues in developing re-usable IP soft cores for the new millenium ICT products. In IP'1999 Europe.
13. Givargis, T. (2000). Intel 8051 Microcontroller. http://www.cs.ucr.edu/ ~dalton/i8051/i8051syn/
14. Givargis, T., and F. Vahid (2000). Parameterized system design. In Proc. of 8th Int. Workshop on Hardware/Software Codesign (CODES'2000). pp. 98-102.
15. Givargis, T., and F. Vahid (2002). Platane: a tuning framework for system-on-a-chip platforms. IEEE Transactions on Computer Aided Design, 21(11).
16. Gumm, M. (1995). DLX Processor. ftp://ftp.Informatik.uni-Stuttgart.de/ pub/vhdl/vlsi_course/vhdl_src/
17. Jacome, M.J., H.P. Peixoto, A. Royo and J.C. Lopez (1999). The design space layer: supporting early design space exploration for core-based designs. In Proc. of Design, Automation and Test in Europe (DATE'1999). pp. 676-683.
18. Koch, A. (2002). Compilation for adaptive computing systems using complex parameterized hardware objects. Journal of Supercomputing, 21, 179-190.
19. Li, H., S. Bhunia, Y. Chen, T.N. Vijaykumar and K. Roy (2003). Deterministic clock gating for microprocessor power reduction. In Proc. of the 9th Int. Symposium on High-Performance Computer Architecture (HPCA'03). pp. 113-122.
20. Marinescu, M.-C., and M. Rinard (2001). High-level synthesis of pipelined circuits from modular queue-based specifications. Transactions of the Institute of Electronics, Information, and Communication Engineers (IE-ICE), E84-A.(11), 2655-2664.
21. Meguerdichian, S., F. Koushanfar, A. Mogre, D. Petranovic and M. Potkonjak (2001). MetaCores: design and optimization techniques. In Proc. of 38th Design Automation Conference (DAC'2001). pp. 585-590.
22. Mihal, A., C. Kulkarni, C. Sauer, K. Vissers, M. Moskewicz, M. Tsai, N. Shah, S. Weber, Y. Jin, K. Keutzer and S. Malik (2002). A disciplined approach to the development of architectural platforms. IEEE Design and Test of Computers, 19, 2-12.
23. Ossher, H., and P. Tarr (2000). Multi-dimensional separation of concerns and the hyperspace approach. In M. Aksit (Ed.), Software Architectures and Component Technology. Kluwer Academic Publishers, Dordrecht.
24. Sangiovanni-Vincentelli, A. (2000). Platform-based design: a path to efficient design re-use. Proc. of the First Int. Symposium on Quality of Electronic Design (ISQED 2000). pp. 209-210.
25. Seepold, R. (1999). Reuse of IP and virtual components. In Proc. of Design, Automation and Test in Europe (DATE'1999)
26. Sheard, T. (2001). Accomplishments and research challenges in meta-programming. In 2nd Int. Workshop on Semantics, Application, and Implementation of Program Generation (SAIG'2001), LNCS, Vol. 2196. Springer, pp. 2-44.
27. Štuikys, V., R. Damaševičius and G. Ziberkas (2002a). Open PROMOL: an experimental language for domain program modification. In A. Mignotte, E. Villar and L. Horobin (Eds.), System on Chip Design Languages. Kluwer Academic Publishers, Boston, pp. 235-246.
28. Štuikys, V., R. Damaševičius, G. Ziberkas, and G. Majauskas (2002b). Soft IP design framework using metaprogramming techniques. In B. Kleinjohann, K.H. (Kane) Kim, L. Kleinjohann and A. Rettberg (Eds.), Design and Analysis of Distributed Embedded Systems. Kluwer Academic Publishers, Boston, pp. 257-266.
29. Vermeulen, F., F. Catthoor, D. Verkest, and H. De Man (2000). Formalized three-layer system-level reuse model and methodology for embedded data-dominated applications. In Proc. of Design, Automation and Test in Europe (DATE'2000), pp. 92-98.
30. Williams, A.C., A.D. Brown, and M. Zwolinski (2000). Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis. IEE Proceedings - Computers and Digital Techniques, 147(6), 383-390.
31. Zhang, T., L. Benini and G. De Micheli (2001). Component selection and matching for IP-based design. In Proc. of Design, Automation and Test in Europe (DATE'2001), pp. 40-46.
32. Zhu, J. (2001). MetaRTL: raising the abstraction level of RTL design. In Proc. of Design, Automation and Test in Europe (DATE'2001). pp. 71-76.