Application of design patterns for hardware design

Proceedings - Design Automation Conference

Volumn , Issue , 2003, Pages 48-53

  Damaševičius, Robertas ^a   Majauskas, Giedrius ^a   Štuikys, Vytautas ^a  

^a KAUNAS UNIVERSITY OF TECHNOLOGY   (Lithuania)

Author keywords

Design patterns; Metaprogramming; System level design processes; UML; Wrapping

Indexed keywords

INTELLECTUAL PROPERTY; INTERFACES (COMPUTER); PRODUCTIVITY; SOFTWARE ENGINEERING; SYSTEMS ANALYSIS;

HARDWARE DESIGN;

COMPUTER HARDWARE;

EID: 0042591358     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/775832.775847     Document Type: Conference Paper

References (31)

1. E. Gamma, R. Helm, R. Johnson, and J. Vlissides. Design Patterns: Elements of Reusable Object-Oriented Software. Addison-Wesley, 1995.
2. G. Booch, I. Jacobson, J. Rumbaugh, and J. Rumbaugh. The Unified Modeling Language User Guide. Addison-Wesley, 1998.
3. S. Kumar, J. H. Aylor, B. W. Johnson, and W. A. Wulf. Object-Oriented Techniques in Hardware Design. IEEE Computer, Vol. 27, No. 6, June 1994, pp. 64-70.
4. W. Nebel, and G. Schumacher. Object-Oriented Hardware Modelling - Where to apply and what are the objects? In Proc. of EURO-DAC with EURO-VHDL'96, September 16-20, 1996, Geneva, Switzerland, pp. 428-433.
5. th Workshop on Synthesis and System Integration of Mixed Technologies (SASIMI 2001), October 18-19, 2001, Nara, Japan.
6. F. Doucet, and R. K. Gupta. Microelectronic System-on-Chip Modeling using Objects and their Relationships. In Online Symposium for Electrical Engineers (OSEE 2000), 2000.
7. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels, and I. Bolsens. Hardware/Software Partitioning of Embedded System in OCAPI-xl. In Proc. of the Ninth Int. Symposium on Hardware/Software Codesign (CODES'2001), April 25-27, 2001, Copenhagen, Denmark, pp. 30-35.
8. th Int. Symposium on System Synthesis (ISSS'01), October 1-3, 2001, Montreal, Canada, pp. 239-243.
9. T. Grotker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, Boston, 2002.
10. L. Charest, and E. M. Aboulhamid. A VHDL/SystemC Comparison in Handling Design Reuse. In Proc. of 2002 Int. Workshop on System-on-Chip for Real-Time Applications (IWSOC 2002), July 6-7, 2002, Banff, Canada, pp. 79-85.
11. th Int. Forum on Design Languages (FDL'01), September 3-7, 2001, Lyon, France.
12. A. Sangiovanni-Vincentelli, and G. Martin. A Vision for Embedded Systems: Platform-Based Design and Software Methodology. IEEE Design and Test of Computers, Vol. 18, No. 6,2001, pp. 23-33.
13. th Int. Workshop on Hardware/Software Codesign (CODES 2000), May 3-5, 2000, San Diego, CA, USA, pp. 18-22.
14. G. Martin. UML for Embedded Systems Specification and Design: Motivation and Overview. In Proc. of DATE'2002, March 4-8, 2002, Paris, France, pp. 773-775.
15. R. Chen, M. Sgroi, L. Lavagno, G. Martin, A. Sangiovanni-Vincentelli, and J. Rabaey. Embedded System Design Using UML and Platforms. In Forum on Specification and Design Languages (FDL'2002), September 24-27, Marseille, France.
16. Q. Zhu, A. Matsuda, S. Kuwamura, T. Nakata, and M. Shoji. An Object-Oriented Design Process for System-on-Chip using UML. In Proc. of the 15th International Symposium on System Synthesis (ISSS 2002), Kyoto, Japan, pp. 249-254.
17. M. Keating, and P. Bricaud. Reuse Methodology Manual for System-on-Chip Designs. Kluwer Academic Publishers, Boston, 2001.
18. D. Lyonnard, S. Yoo, A. Baghdadi, and A. Jerraya. Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip. In Proc. of DAC 2001, June 18-22, Las Vegas, Nevada, pp. 518-523.
19. M. Pflanz, and H. T. Vierhaus. Generating Reliable Embedded Processors. IEEE Micro, Vol. 18, No. 5, 1998, pp. 33-41.
20. G. Cyr, G. Bois, and M. Aboulhamid. Synthesis of Communication Interface for SoC using VSIA Recommendations. In D. Sciuto (ed.), DATE 2001 Designer's Forum, March 13-16, 2001, Munich, Germany, pp. 155-159.
21. F. Braun, J. Lockwood, and M. Waldvogel. Protocol Wrappers for Layered Network Packet Processing in Reconfigurable Hardware. IEEE Micro, Vol. 22, No. 3, February 2002, pp. 66-74.
22. F. Gharsalli, S. Meftali, F. Rousseau, and A. A. Jerraya. Automatic Generation of Embedded Memory Wrapper for Multiprocessor Soc. In Proc. of DAC 2002, June 10-14, 2002, New Orleans, Louisiana, USA, pp. 596-601.
23. P. J. Ashenden. Object-Oriented Extensions to VHDL. In Int. Conference on Chip Design Automation (ICDA 2000), August 21-25, 2000, Beijing, China.
24. V. Štuikys, R. Damaševičius, G. Ziberkas, and G. Majauskas. Soft IP Design Framework Using Metaprogramming Techniques. In B. Kleinjohann, K. H. (Kane) Kim, L. Kleinjohann, and A. Rettberg (eds.). Design and Analysis of Distributed Embedded Systems, pp. 257-266. Kluwer Academic Publishers, Boston, 2002.
25. R. Damaševičius, and V. Štuikys. Wrapping of Soft IPs for Interface-based Design Using Heterogeneous Metaprogramming. INFORMATICA, 14 (1), 2003, pp. 3-18.
26. th Int. conference on VLSI Design, January 3-7, 2000, Calcutta, India, pp. 92-97.
27. A.M.G. Peeters. Single-Rail Handshake Circuits. PhD. Thesis, Technische Univ. Eindhoven, the Netherlands, 1996.
28. Andreas Dangberg (C-Lab). VHDL Parser, 1997, http://home.wtal.de/software-solutions/vhdl-parser/
29. LEOX Team. DRAGONFLY micro-core, 2001, http://www.leox.org
30. Green Mountain Computing Systems, Inc. HC11 CPU core, 2000, http://www.gmvhdl.com/hc11core.html
31. T. Givargis. Intel 8051 micro-controller, 2000, http://www.cs.ucr.edu/̃dalton/i8051/i8051syn/