Soft-cores generation by instruction set analysis

Proceedings of the International Symposium on System Synthesis

Volumn , Issue , 2001, Pages 227-232

  Fin, A ^a   Fummi, F ^a   Perbellini, G ^a  

^a UNIVERSITY OF VERONA   (Italy)

Author keywords

Microprocessor customization; Soft IP core

Indexed keywords

CONSTRAINT THEORY; FIELD PROGRAMMABLE GATE ARRAYS; SYNCHRONIZATION; VLSI CIRCUITS;

SOFT CORES;

PIPELINE PROCESSING SYSTEMS;

EID: 0034785302     PISSN: 10801820     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/500001.500055     Document Type: Conference Paper

References (13)

1. Effectiveness of the ASIP design system PEAS-III In design of pipelined processors
2. On core and more: A design perspective for systems-on-a-chip
3. Introducing core-based system design
4. The virtual chip set: A parametric IP library for system-on-a-chip design
5. A core generator for fully synthesizable and highly parameterizable risc-cores for system-on-a-chip designs
6. Verification of sequential machines using boolean functions vectors
7. Algorithms for approximate FSM traversal based on space state decomposition