-
2
-
-
2442546302
-
Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control
-
June
-
L. Benini, E. Macii, and M. Poncino. Telescopic units: Increasing the average throughput of pipelined designs by adaptive latency control. In Design Automation Conf., pages 22-27, June 1997.
-
(1997)
Design Automation Conf.
, pp. 22-27
-
-
Benini, L.1
Macii, E.2
Poncino, M.3
-
3
-
-
0038450799
-
Automatic synthesis of large telescopic units based on near-minimum timed supersetting
-
L. Benini, G. De Micheli, A. Lioy, E. Macii, G. Odasso, and M. Poncino. Automatic synthesis of large telescopic units based on near-minimum timed supersetting. IEEE Trans. on Comp., 48(8):769-779, 1999.
-
(1999)
IEEE Trans. on Comp.
, vol.48
, Issue.8
, pp. 769-779
-
-
Benini, L.1
De Micheli, G.2
Lioy, A.3
Macii, E.4
Odasso, G.5
Poncino, M.6
-
4
-
-
0033328531
-
Averagecase technology mapping of asynchronous burstmode circuits
-
W.-C. Chou, P. A. Beerel, and K. Y. Yun. Averagecase technology mapping of asynchronous burstmode circuits. IEEE Trans. on CAD, 18(10):1418-1434, 1999.
-
(1999)
IEEE Trans. on CAD
, vol.18
, Issue.10
, pp. 1418-1434
-
-
Chou, W.-C.1
Beerel, P.A.2
Yun, K.Y.3
-
5
-
-
0000549481
-
Marked directed graphs
-
F. Commoner, A. W. Hol, S. Even, and A. Pneuel. Marked directed graphs. Journal of Computer and System Sciences, 5:511-523, 1971.
-
(1971)
Journal of Computer and System Sciences
, vol.5
, pp. 511-523
-
-
Commoner, F.1
Hol, A.W.2
Even, S.3
Pneuel, A.4
-
9
-
-
0001254304
-
Self-timed iteration
-
In C. H. Sequin, editor, Elsevier Science Publishers
-
M. R. Greenstreet, T. E. Williams, and J. Staunstrup. Self-timed iteration. In C. H. Sequin, editor, VLSI87, pages 309-322. Elsevier Science Publishers, 1988.
-
(1988)
VLSI87
, pp. 309-322
-
-
Greenstreet, M.R.1
Williams, T.E.2
Staunstrup, J.3
-
11
-
-
84938156739
-
An FPGA for implementing asynchronous circuits
-
S. Hauck, S. Burns, G. Borriello, and C. Ebeling. An FPGA for implementing asynchronous circuits. IEEE Design & Test of Comp., pages 60-69, 1994.
-
(1994)
IEEE Design & Test of Comp.
, pp. 60-69
-
-
Hauck, S.1
Burns, S.2
Borriello, G.3
Ebeling, C.4
-
12
-
-
0029719765
-
A self clocked FPGA for general purpose logic emulation
-
D. L. How. A self clocked FPGA for general purpose logic emulation. In Custom Integrated Circuits Conference, pages 148-151, 1996.
-
(1996)
Custom Integrated Circuits Conference
, pp. 148-151
-
-
How, D.L.1
-
13
-
-
84893732843
-
Asynchronous design using commercial HDL synthesis tools
-
M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev. Asynchronous design using commercial HDL synthesis tools. In Advanced Research in VLSI, 2000.
-
(2000)
Advanced Research in VLSI
-
-
Ligthart, M.1
Fant, K.2
Smith, R.3
Taubin, A.4
Kondratyev, A.5
-
15
-
-
0030244752
-
Phased logic: Supporting the synchronous design paradigm with delayinsensitive circuitry
-
D. H. Linder and J. C. Harden. Phased logic: Supporting the synchronous design paradigm with delayinsensitive circuitry. IEEE Trans. on Comp., 45(9), 1996.
-
(1996)
IEEE Trans. on Comp.
, vol.45
, pp. 9
-
-
Linder, D.H.1
Harden, J.C.2
-
17
-
-
0030235195
-
Design of a low-latency asynchronous adder using speculative execution
-
S. M. Nowick. Design of a low-latency asynchronous adder using speculative execution. II Proc. Comput. Digit. The., 143(5):301-307, 1996.
-
(1996)
II Proc. Comput. Digit. The.
, vol.143
, Issue.5
, pp. 301-307
-
-
Nowick, S.M.1
-
19
-
-
0035188663
-
Arithmetic logic circuits using self-timed bit-level dataflow and early evaluation
-
R. B. Reese, M. A. Thornton, and C. Traver. Arithmetic logic circuits using self-timed bit-level dataflow and early evaluation. In Intl Conf. on Comp. Design, pages 18-23, 2001.
-
(2001)
Intl Conf. on Comp. Design
, pp. 18-23
-
-
Reese, R.B.1
Thornton, M.A.2
Traver, C.3
-
20
-
-
84893753481
-
Synthesis and simulation of phased logic systems
-
Dana Point, California
-
R. B. Reese and C. Traver. Synthesis and simulation of phased logic systems. In International Workshop on Logic Synthesis, pages 255-259, Dana Point, California, 2000.
-
(2000)
International Workshop on Logic Synthesis
, pp. 255-259
-
-
Reese, R.B.1
Traver, C.2
-
21
-
-
1642402655
-
Speedup of delay-insensitive digital systems using NULL cycle reduction
-
Lake Tahoe, California
-
S. C. Smith, R. F. DeMara, J. S. Yuan, M. Hagedorn, and D. Ferguson. Speedup of delay-insensitive digital systems using NULL cycle reduction. In International Workshop on Logic Synthesis, pages 185-189, Lake Tahoe, California, 2001.
-
(2001)
International Workshop on Logic Synthesis
, pp. 185-189
-
-
Smith, S.C.1
Demara, R.F.2
Yuan, J.S.3
Hagedorn, M.4
Ferguson, D.5
-
22
-
-
0024683698
-
Micropipelines
-
I. Sutherland. Micropipelines. Comm. of the ACM, 32(6):720-738, 1989.
-
(1989)
Comm. of the ACM
, vol.32
, Issue.6
, pp. 720-738
-
-
Sutherland, I.1
-
24
-
-
0027612041
-
A design of a fast and area efficient multi-input Muller C-element
-
T.-Y. Wuu and S. B. K.Vrudhula. A design of a fast and area efficient multi-input Muller C-element. IEEE Trans. on VLSI Systems, 1(2), 1993.
-
(1993)
IEEE Trans. on VLSI Systems
, vol.1
, pp. 2
-
-
Wuu, T.-Y.1
Vrudhula, S.B.K.2
|