Automatic synthesis of large telescopic units based on near-minimum timed supersetting

IEEE Transactions on Computers

Volumn 48, Issue 8, 1999, Pages 769-779

  Benini, L ^a   De Micheli, G ^a   Lioy, A ^b   Macii, E ^b   Odasso, G ^b   Poncino, M ^b  

^a STANFORD UNIVERSITY   (United States)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

Logic synthesis; Throughput optimization; Timing analysis

Indexed keywords

EID: 0038450799     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.795120     Document Type: Article

References (16)

1. S.F. Oberman and M.J. Flynn, "Design Issues in Division and Other Floating-Point Operations," IEEE Trans. Computers, vol. 46, no. 2, pp. 154-161, Feb. 1997.
2. L. Benini, G. De Micheli, E. Macii, and M. Poncino, "Telescopic Units: A New Paradigm for Performance Optimization of VLSI Designs," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 3, pp. 220-232, Mar. 1998.
3. R.I. Bahar, E.A. Frohm, C.M. Gaona, G.D. Hachtel, E. Macii, A. Pardo, and F. Somenzi, "Algebraic Decision Diagrams and Their Applications," Formal Methods in System Design, vol. 10, pp. 171-206, 1997.
4. R.I. Bahar, H. Cho, G.D. Hachtel, E. Macii, F. Somenzi, "Symbolic Timing Analysis and Re-Synthesis for Low Power of Combinational Circuits Containing False Paths," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, no. 10, pp. 1,101-1,115 Oct. 1997.
5. P.C. McGeer and R.K. Brayton, Integrating Functional and Temporal Domains in Logic Synthesis. Boston, Mass.: Kluwer Academic, 1991.
6. F. Brglez and H. Fujiwara, "A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran," Proc. ISCAS-85: IEEE Int'l Symp. Circuits and Systems, pp. 785-794, Kyoto, Japan, June 1985.
7. F. Brglez, D. Bryan, and K. Kozminski, "Combinational Profiles of Sequential Benchmark Circuits," Proc. ISCAS-89: IEEE Int'l Symp. Circuits and Systems, pp. 1,929-1,934, Portland, Ore., May 1989.
8. T.H. Cormen, C.E. Leiserson, and R.L. Rivest, An Introduction to Algorithms. New York: McGraw-Hill, 1990.
9. R. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," IEEE Trans. Computers, vol. 35, no. 8, pp. 79-85, Aug. 1986.
10. R. Bryant, "Symbolic Boolean Manipulation with Ordered Binary Decision Diagrams," ACM Computing Surveys, vol. 24, no. 3, pp. 293-318, Sept. 1992.
11. D. Brand and V.S. Iyengar, "Timing Analysis Using Functional Analysis," Proc. ICCAD-86: Int'l Conf. Computer-Aided Design, pp. 126-129, Santa Clara, Calif., Nov. 1986.
12. H.C. Chen and D.H.C. Du, "Path Sensitization in Critical Paths," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 2, pp. 196-207, Feb. 1993
13. S. Devadas, K. Keutzer, and S. Malik, "Computation of Floating Mode Delay in Combinational Circuits: Theory and Algorithms," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, no. 12, pp. 1,913-1,923, Dec. 1993.
14. E.M. Sentovich, K.J. Singh, C.W. Moon, H. Savoj, R.K. Brayton, A. Sangiovanni-Vincentelli, "Sequential Circuits Design Using Synthesis and Optimization," Proc. ICCD-92: IEEE Int'l Conf. Computer Design, pp. 328-333, Cambridge, Mass., Oct. 1992.
15. F. Somenzi, CUDD: University of Colorado Decision Diagram Package, Release 2.1.2, technical report, Dept. of Electrical and Computer Eng., Univ. of Colorado, Boulder, Apr. 1997.
16. R.E. Bryant, "On the Complexity of VLSI Implementations and Graph Representations of Boolean Functions with Application to Integer Multiplication," IEEE Trans. Computers, vol. 40, no. 2, pp. 205-213, Feb. 1991.