Integrated retiming and placement for field programmable gate arrays

ACM/SIGDA International Symposium on Field Programmable Gate Arrays - FPGA

Volumn , Issue , 2002, Pages 67-76

  Singh, Deshanand P ^a   Brown, Stephen D ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMBINATORIAL CIRCUITS; COMPUTER AIDED LOGIC DESIGN; OPTIMIZATION;

SYNCHRONOUS CIRCUITS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0036382745     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/503048.503059     Document Type: Conference Paper

References (15)

1. Altera. Altera 2000 Databook. Available from: http://www.altera.com/html/literature/lds.html.
2. V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, 1999.
3. C. E. Cheng. RISA: Accurate and Efficient Placement Routability Modeling. In ICCAD 1994, pages 690-695, November 1994.
4. B. Cherkassky and A. V. Goldberg. Negative cycle detection algorithms. Tech. Rep. tr-96-029, NEC Research Institute, Inc., March 1996.
5. J. Cong and Y. Ding. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Transactions on CAD, pages 1-12, Jan 1994.
6. J. Cong and S.K. Lim. Physical Planning with Retiming. Proc. IEEE International Conference on Computer Aided Design, pages 2-7, 2000.
7. C. Leiserson, F. Rose, and J. Saxe. Optimizing synchronous circuitry. Journal of VLSI and Computer Systems, pages 41-67, 1983.
8. C. Leiserson and J. Saxe. Retiming synchronous circuitry. Algorithmica, 6(1):5-35, 1991.
9. N. Maheshwari and S. S. Sapatnekar. Efficient retiming of large circuits. IEEE Transactions on VLSI Systems, 6(1):74-83, 1998.
10. L. McMurchie and C. Ebeling. PathFinder: A negotiation-based performance-driven router for FPGAs, 1995.
11. P. Pan. Continuous Retiming: Algorithms and Applications. International Conference on Computer Design, pages 116-121, 1997.
12. P. Pan, A.K. Karandikar, and C.L. Liu. Optimal Clock Period Clustering for Sequential Circuits with Retiming. Transactions on Computer-Aided Design, pages 489-498, 1998.
13. M. C. Papaefthymiou. Understanding retiming through maximum average-weight cycles. In 3rd ACM Symposium on Parallel Algorithms and Architectures, pages 338-348, July 1991.
14. N. Shenoy and R. Rudell. Efficient implementation of retiming. In ICCAD 1994, pages 226-233, November 1994.
15. Xilinx. Xilinx 2000 Databook. Available from: http://www.xilinx.com/partinfo/databook.htm.