A selective filter-bank TLB system [embedded processor MMU for low power]

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 312-317

  Lee, Jung Hoon ^a   Park, Gi Ho ^b   Park, Sung Bae ^b   Kim, Shin Dug ^a  

^a Yonsei University   (South Korea)

^b SAMSUNG Electronics   (South Korea)

Author keywords

Analytical models; Associative memory; Computational modeling; Degradation; Embedded computing; Energy consumption; Filter bank; Filtering; Hardware; Large scale integration

Indexed keywords

ANALYTICAL MODELS; ASSOCIATIVE PROCESSING; COMPUTER HARDWARE; DEGRADATION; ENERGY CONSERVATION; ENERGY UTILIZATION; FILTER BANKS; FILTRATION; LOW POWER ELECTRONICS; LSI CIRCUITS; PHYSICAL ADDRESSES; POWER ELECTRONICS;

ASSOCIATIVE MEMORY; COMPUTATIONAL MODEL; EMBEDDED COMPUTING; EMBEDDED PROCESSORS; HIERARCHICAL STRUCTURES; LOW-POWER CONSUMPTION; SELECTIVE FILTERS; TRANSLATION LOOKASIDE BUFFER;

BUFFER STORAGE;

EID: 1542359134     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231885     Document Type: Conference Paper

References (12)

1. T. M. Austin, et al., High-bandwidth address translation for multiple-issue processors in the Proceedings of the 23rd ACM Int'l Symp. on Computer Architecture, (May 1996) 158-167.
2. J. Kin, M. Gupta, et al., The Filter Cache: An Energy Efficient Memory Structure in the Proceedings of Int'l Symp. Microarchitecture, (1997), 184-193.
3. K. Ghose, et al., Reducing Power in Superscalar Processor Caches Using Subbanking, Multiple Line Buffers and Bit-Line Segmentation in the Proceedings of International Symposium on Low Power Electronics and Design, (August 1999), 70-75.
4. S. Manne, et al., Low power TLB Design for High Performance Microprocessors. Univ. of Colorado Technical Report, 1997.
5. B. L. Jacob, et al., Virtual Memory in Contemporary microprocessors. IEEE Micro, Vol. 18, No. 4, July/August 1998, pp. 60-75.
6. B. L. Jacob, et al., Virtual Memory: Issues of Implementation, IEEE Computer, Vol. 31, No. 6, (June 1998), 33-43.
7. T. Juan, et al., Reducing TLB Power Requirements in the Proceedings of ISLPED, 1997.
8. K. Itoh, et al., Trends in Low-Power RAM Circuit Technologies in the Proceedings of the IEEE, vol. 83, no. 4, (April 1995), 524-543.
9. D. Liu, et al., Trading Speed for Low Power by Choice of Supply and Threshold Voltages. IEEE Journal of Solid State Circuits, Vol. 28, No. 1, 1993.
10. G. Reinman, et al., CACTI 3.0: An Integrated Cache Timing and Power, and Area Model. Compaq WRL Report, August 2001.
11. M. B. Kamble, et al., Energy-Efficiency of VLSI Cache: A Comparative Study in the Proceedings of IEEE 10-th. Int'l. Conf. On VLSI Design, (Jan. 1997), 261-267.
12. M. B. Kamble, et al., Analytical Energy Dissipation Models for Low Power Caches in the Proceedings of ISLPED, Aug. 1997.