Decreasing-size distributed ESD protection scheme for broad-band RF circuits

IEEE Transactions on Microwave Theory and Techniques

Volumn 53, Issue 2, 2005, Pages 582-589

  Ker, Ming Dou ^a   Kuo, Bing Jye ^a,b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b MEDIATEK INC   (Taiwan)

Author keywords

Coplanar waveguide (CPW); Distributed electrostatic discharge (DESD) protection; Electrostatic discharge (ESD); Resistive ladder; Shallow trench isolation (STI) diode

Indexed keywords

CAPACITANCE; CMOS INTEGRATED CIRCUITS; DIODES; ELECTRIC EQUIPMENT PROTECTION; ELECTRIC LINES; ELECTRIC LOADS; HUMAN FORM MODELS; RESISTORS; WAVEGUIDES;

DISTRIBUTED ELECTROSTATIC DISCHARGE (DESD) PROTECTION; ELECTROSTATIC DISCHARGE (ESD) PROTECTION; RESISTIVE LADDERS; SHALLOW TRENCH ISOLATION (STI) DIODES;

ELECTRIC DISCHARGES;

EID: 14544287273     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2004.840733     Document Type: Conference Paper

References (15)

1. S. H. Voldman, "The state of the art of electrostatic discharge protection: Physics, technology, circuits, design, simulation, and scaling," IEEE J. Solid-State Circuits, vol. 34, no. 9, pp. 1272-1282, Sep. 1999.
2. P. Leroux, J. Janssens, and M. Steyaert, "A 0.8-dB NF ESD-protected 9-mW CMOS LNA," in IEEE Int. Solid State Circuits Conf. Tech. Dig., 2001, pp. 410-411.
3. C. Richier, P. Salome, G. Mabboux, I. Zaza, A. Jude, and P. Mortini, "Investigation on different ESD protection strategies devoted to 3.3 V RF applications (2 GHz) in a 0.18-μm CMOS process," in Proc. EOS/ESD Symp., 2000, pp. 251-259.
4. M.-D. Ker, W.-Y. Lo, C.-M. Lee, C.-P. Chen, and H.-S. Kao, "ESD protection design for 900-MHz RF receiver with 8-kV HBM ESD robustness," in IEEE Radio Frequency Integrated Circuit Symp. Dig., 2002, pp. 427-430.
5. B. Kleveland, T. J. Maloney, I. Morgan, L. Madden, T. H. Lee, and S. S. Wong, "Distributed ESD protection for high-speed integrated circuits," IEEE Electron Device Lett., vol. 21, no. 8, pp. 390-392, Aug. 2000.
6. C. Ito, K. Banerjee, and R. W. Dutton, "Analysis and design of distributed ESD protection circuits for high-speed mixed-signal and RF ICs," IEEE Trans. Electron Devices, vol. 49, no. 8, pp. 1444-1454, Aug. 2002.
7. _, "Analysis and design of ESD protection circuits for high-frequency/RF applications," in Proc. IEEE Int. Quality Electronic Design Symp., 2001, pp. 117-122.
8. _, "Analysis and optimization of distributed ESD protection circuits for high-speed mixed-signal and RF applications," in Proc. EOS/ESD Symp., 2001, pp. 355-363.
9. M.-D. Ker and B.-J. Kuo, "ESD protection design for broadband RF circuits with decreasing-size distributed protection scheme," in IEEE Radio Frequency Integrated Circuits Symp. Dig, 2004, pp. 383-386.
10. B. Kleveland, C. H. Diaz, D. Vook, L. Madden, T. H. Lee, and S. S. Wong, "Exploiting CMOS reverse interconnect scaling in multi-gigahertz amplifier and oscillator design," IEEE J. Solid-State Circuits, vol. 36, no. 10, pp. 1480-1488, Oct. 2001.
11. C. P. Wen, "Coplanar waveguide: A surface strip transmission line suitable for nonreciprocal gyromagnetic device applications," IEEE Trans. Microw. Theory Tech., vol. MTT-17, pp. 1087-1090, Dec. 1969.
12. R. M. D. A. Velghe, P. W. H. de Vreede, and P. H. Woerlee, "Diode network used as ESD protection in RF applications," in Proc. EOS/ESD Symp., 2001, pp. 337-345.
13. M.-D. Ker, "Whole-chip ESD protection design with efficient V D D-to-V S S ESD clamp circuits for submicron CMOS VLSI," IEEE Trans. Electron Devices, vol. 46, no. 1, pp. 173-183, Jan. 1999.
14. M.-D. Ker, T.-Y. Chen, C.-Y. Wu, and H.-H. Chang, "ESD protection design on analog pin with very low input capacitance for high-frequency or current-mode applications," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1194-1199, Aug. 2000.
15. M.-D. Ker, C.-Y. Wu, T. Cheng, and H.-H. Chang, "Capacitor-couple ESD protection circuit for deep-submicron low-voltage CMOS ASIC," IEEE Trans. Very Large Scale Integration (VLSI) Syst., vol. 4, no. 3, pp. 307-321, Sep. 1996.