Multiplex: Unifying conventional and speculative thread-level parallelism on a chip multiprocessor

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2001, Pages 368-380

  Ooi, C L ^a   Seon Wook Kim, ^a   Park, I ^a   Eigenmann, R ^a   Falsafi, B ^a   Vijaykumar, T N ^a  

^a PURDUE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CACHE MEMORY; CODE DIVISION MULTIPLE ACCESS; DATA ACQUISITION; ENCODING (SYMBOLS); MICROPROCESSOR CHIPS; MULTIPLEXING; MULTIPROGRAMMING; PARALLEL PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; STORAGE ALLOCATION (COMPUTER);

CHIP MULTIPROCESSORS (CMP);

PROGRAM COMPILERS;

EID: 0034818863     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (35)

1. Clock rate versus IPC: The end of the road for conventional microarchitectures
2. Automatic program parallelization
3. The perfect club benchmarks: Effective performance evaluation of supercomputers
4. Parallel programming with Polaris
5. Non-linear and symbolic data dependence testing
6. The anatomy of the register file in a multiscalar processor
7. Spec95 retires spec92
8. Architectural support for scalable speculative parallelization in shared-memory multiprocessors
9. Boosting the performance of hybrid snooping cache protocols
10. The expandable split window paradigm for exploiting fine-grain parallelism
11. Practical dependence testing
12. Speculative versioning cache
13. Experience with efficient array data flow analysis for array privatization
14. Maximizing multiprocessor performance with the SUIF compiler
15. A single-chip multiprocessor
16. Data speculation support for a chip multiprocessor
17. The future of systems research
18. The future of wires
19. Speculative multithreaded processors
20. Dynamic speculation and synchronization of data dependences
21. Exploring the design space for a shared-cache multiprocessor
22. Search of speculative thread-level parallelism
23. Complexity-effective superscalar processors
24. Idiom recognition in the Polaris parallelizing compiler
25. Going beyond integer programming with the omega test
26. Trace processors: Moving to fourth-generation microarchitectures
27. Multiscalar processors
28. A scalable approach to thread-level speculation
29. The potential for using threadlevel data speculation to facilitate automatic parallelization
30. An architecture for the new millennium
31. The superthreaded processor architecture
32. Automatic array privatization
33. Task selection for a multiscalar processor
34. Hardware for speculative run-time parallelization in distributed sharedmemory multiprocessors
35. Hardware for speculative parallelization of partially-parallel loops in dsm multiprocessors