Evaluation of SIMD architecture enhancement in embedded processors for MPEG-4

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 262-269

  Iranpour, Ali R ^a   Kuchcinski, Krzysztof ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

DATA STREAMING; MPEG-4; SINGLE INSTRUCTION MULTIPLE DATA (SIMD); SUM OF ABSOLUTE DIFFERENCES (SAD);

ALGORITHMS; CACHE MEMORY; COMPUTER ARCHITECTURE; IMAGE CODING; IMAGE PROCESSING; MOTION PICTURES; MULTIMEDIA SYSTEMS; PERSONAL DIGITAL ASSISTANTS; PROGRAM PROCESSORS;

EMBEDDED SYSTEMS;

EID: 13944279911     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333286     Document Type: Conference Paper

References (18)

1. S. A. McKee, Z. Fang, M. Valero, "An MPEG-4 Performance Study for non-SIMD, General Purpose Architectures" in Pros. ISPASS. 2003 IEEE International Symposium, 2003, pp. 49-57.
2. D. Guevorkian, A. Launiainen, P. Liuha and V. Lappalainen, "Architecture for the Sum of Absolute Differences Operation", in Proc. 2002 IEEE Signal Processing Systems, SIPS '02, pp. 57 -62.
3. MPEG-4 Final Draft International Standard 144 496-2 ISO/IEC JTC1SC29/WG11/N2502.
4. M. Ferretti, "Multi-media extensions in super-pipelined microarchitectures. A new case for SIMD processing?" in Proc. 5th IEEE Int. Workshop Computer Architectures for Machine Perception, 2000, pp. 249-258.
5. V. Lappalainen, T. D. Hämäläinen and Petri Liuha, "Overview of Research Efforts on Media ISA Extensions and Their Usage in Video Coding" IEEE Trans. Circuit and System for Video tech., vol. 12, no. 8, Aug. 2002.
6. S. Vassiliadis, B. Juurlink and E. Hakkennes, "Complex Streamed Instructions: Introduction and Initial Evaluation" in Proc. 26th Euromicro Conference, 2000, vol.1, pp. 400-408.
7. Virtual Silicon 0.13um High Density Standard Cell Library, United Microelectronic Company, UMC process.
8. T. Austin et al., "SimpleScalar: an infrastructure for computer system modeling", IEEE Computer, Vol. 35, Issue 2, Feb 2002, pp.59-67
9. D. Brooks, V.Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In International Symposium on Computer Architecture, pages 83-94, June 2000.
10. VIPS video package developed at Ericsson Compression Lab (CLAB).
11. P. Kuhn, "Algorithms, Complexity Analysis and VLSI Architecture for MPEG-4 Motion Estimation", Kluwer Academic Publishers, 2003, ISBN 0-7923-8516-0
12. 3 Gpp standard, http://www.3gpp.org
13. S. M. Akramullah, Software-based video encoding using high-performance computing," Ph.D. dissertation, Dept. Elect. Electron. Eng., The Hong Kong Univ. of Sci. and technol., Hong Kong, 1999.
14. V. Lappalainen and T. D. Hämäläinen, "Unified Method for Optimization of Several Video Coding Algorithms on General-Purpose Processors" in Proc IEEE Int. Conf. on Information Technology: Coding and Computing, ITCC 2002
15. T. Kamemaru et al., "Media processor core architecture for realtime, bi-directional MPEG4/H.26X codec with 30 fr/s for GIF-video", in Proc. IEEE 2000 Custom Integrated Circuits Conference,. CICC 2000, pp.473-476
16. M. Berekovic, R. Frase and P. Pisch, "A Flexible Processor Architecture for MPEG-4 Image Compositing" in Proc. 1998 IEEE Int. Conf. Acoustics, Speech, and Signal Processing, ICASSP '98, Vol.5, 12-15 May 1998, pp. 3153-3156
17. D. Cormie, "The ARM11 Microarchitecture", ARM Limited, Cambridge, UK, Apr 2002, http://www.arm.com
18. D. Brash, The ARM Architecture Version 6 (ARMv6), ARM Limited, Cambridge, UK, Jan 2002, http://www.arm.com