Architectures for the sum of absolute differences operation

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2002-January, Issue , 2002, Pages 57-62

  Guevorkian, D ^a   Launiainen, A ^a   Liuha, P ^a   Lappalainen, V ^a  

^a NOKIA RESEARCH CENTER   (United States)

Author keywords

Computer architecture; Costs; Encoding; Energy consumption; Hardware; Mobile computing; Motion estimation; Pipelines; Video coding; Video sequences

Indexed keywords

COMPUTER HARDWARE; COSTS; ENCODING (SYMBOLS); ENERGY UTILIZATION; IMAGE CODING; MOBILE COMPUTING; MOTION ESTIMATION; PIPELINES; SIGNAL PROCESSING; VIDEO SIGNAL PROCESSING;

EARLY TERMINATION; EFFICIENT ARCHITECTURE; ESTIMATION STRATEGIES; INDEPENDENT MOTIONS; MOBILE VIDEO CODING; PROPOSED ARCHITECTURES; SUM OF ABSOLUTE DIFFERENCES; VIDEO SEQUENCES;

COMPUTER ARCHITECTURE;

EID: 46449138957     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2002.1049685     Document Type: Conference Paper

References (10)

1. V Bhakaran, K. Konstantinides, Image and Video Compression Standards, Kluver Academic Publishers, 1995, 369 pages.
2. V. Lappalainen, "Implementation of H.263 Video Encoder Using Intel MMX Technology," M.Sc. Thesis, Tampere University of Technology, 1997.
3. US patent 5,864,372, H-Yi Chen, Q-Ming Shu, "Apparatus for implementing a block matching algorithm for motion estimation in video image processing", Jan. 26, 1999.
4. Qingming Shu, Hongui Chen, "An efficient implementation of motion estimation algorithms", Proceedings of the 4th International Conference on Solid-State and Integrated Circuit Technology, 1995, pp. 697-699.
5. US patent 6,154,492, T. Araki, K. Aoki, "Motion vector detection apparatus," Nov. 28, 2000.
6. Japanese Laid-Open Patent Application No. 7-184210.
7. S. Vassiliadis, E.A. Hakkennes, J.S.S.M. Wong, G.G. Pechanek, "The sum of absolute-difference motion estimation accelerator", Proceedings of the 24th Euromicro Conference, Vol. 2, 1998, pp. 559-566.
8. D. Xu and J. Bentley, "VLSI-based parallel architecture for block-matching motion estimation in low bit-rate video coding," Proceedings of the 8th IEEE International Conference on Electronics, Circuits and Systems, (ICECS 2001), Vol. 1, 2001 pp. 217-220.
9. J-Ch. Tuan, T-Sh. Chang, and Ch-W. Jen "On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture, IEEE Trans. On Circuits and Systems for Video Technology, vol. 12, No 1 Jan. 2002, pp. 61-72.
10. Texas Instruments TSC2000LV 3.3-V CMOS Standard Cell, Macro Library Summary, Application Specific Integrated Circuits, 1995.