Complex streamed instructions: Introduction and initial evaluation

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 2000, Pages 400-408

  Vassiliadis, Stamatis ^a   Juurlink, Ben ^a   Hakkennes, Edwin ^a  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPLEX STREAMED INSTRUCTIONS; CYCLE COUNT; EXECUTED INSTRUCTIONS; MEMORY ACCESS; SIMPLESCALAR; STREAMING OPERATIONS; TOOLSETS; VECTOR OPERATIONS;

MICROWAVE CIRCUITS;

EID: 0000669580     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.2000.874659     Document Type: Conference Paper

References (18)

1. J. Able, K. Balasubramanian, M. Bargeron, T. Craver, and M. Phlipot. Applications Tuning for Streaming SIMD Extensions. Intel Technology Journal, May 1999.
2. W. Buchholz. The IBM System/370 Vector Architecture. IBM systems journal, 25(l):51-62, 1986.
3. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2. 0. Technical Report 1342, Univ. of Wisconsin-Madison, Comp. Sci. Dept., 1997.
4. J. Corbal, M. Valero, and R. Espasa. Exploiting a New Level ofDLPin Multimedia Applications. In MICRO 32, 1999.
5. L. Dadda. Some Schemes for Parallel Multipliers. Aha Fre-quenza, 34:349-356, May 1965.
6. K. Diefendorff. Pentium III == Pentium II + SSE, Internet SSE Architecture Boosts Multimedia Performance. Microprocessor Report, 13(3):5-11, March 1999.
7. J. Keshava and V. Pentkovski. Pentium III Processor Implementation Tradeoffs. Intel Technology Journal, May 1999.
8. R. Lee. Effectiveness of the MAX-2 Multimedia Extensions for PA-RISC 2. 0 Processors, slides from HotChips IX, August 1997.
9. R. B. Lee. Subword Parallelism with MAX-2. IEEE Micro, 16(4):51-59, August 1996.
10. MPEG Software Simulation Group. MPEG-2 Video Codec. Available via http: / /www. mpeg. org/MSSG/.
11. A. Padegs, B. Moore, R. Smith, and W. Buchholz. The IBM System/370 Vector Architecture: Design Considerations. IEEE Trans, on Comp., 37(5):509-520, May 1988.
12. A. Peleg, S. Wilkie, and U. Weiser. Intel MMX for Multimedia PCs. Communications of the ACM, 40( 1 ):24-38, January 1997.
13. P. Rubinfeld, B. Rose, and M. McCallig. Motion Video Instruction Extensions for Alpha. http://www. digital. com/semiconductor/papers/pmvi- abstract. htm, October 1996.
14. S. Thakkar and T. Huff. The Internet Streaming SIMD Extensions. Intel Technology Journal, May 1999.
15. M. Tremblay, J. M. O'Conner, V. Narayanan, and L. He. VIS Speeds New Media Processing. IEEE Micro, 16(4): 10-20, August 1996.
16. S. Vassiliadis, E. Hakkennes, J. Wong, and G. Pechanek. The Sum-Absolute-Difference Motion Estimation Accelerator. In EUROMICRO 24, volume II, pages 559-566. IEEE, August 1998.
17. S. Vassiliadis, J. Hoekstra, and H.-T. Chiu. Array Multiplication Scheme Using (p,2) Counters and Pre-Addition. Electronics Letters, 31(8):619-620, April 1995.
18. C. Wallace. A Suggestion for Parallel Multipliers. IEEE Trans. Electron. Comput., EC-13:14-17, 1964.