Unified method for optimization of several video coding algorithms on general-purpose processors

Proceedings - International Conference on Information Technology: Coding and Computing, ITCC 2002

Volumn , Issue , 2002, Pages 431-438

  Lappalainen, Ville ^a   Hämäläinen, Timo D ^b  

^a NOKIA RESEARCH CENTER   (United States)

^b TAMPERE UNIVERSITY OF TECHNOLOGY   (Finland)

Author keywords

Computer architecture; Discrete cosine transforms; Instruction sets; Laboratories; Optimization methods; Optimizing compilers; Streaming media; Video codecs; Video coding; Video compression

Indexed keywords

ALGORITHMS; CODES (SYMBOLS); CONCRETE BEAMS AND GIRDERS; COSINE TRANSFORMS; DIGITAL SIGNAL PROCESSING; DISCRETE COSINE TRANSFORMS; GENERAL PURPOSE COMPUTERS; IMAGE CODING; IMAGE COMPRESSION; LABORATORIES; MEDIA STREAMING; OPTIMIZATION; PROGRAM COMPILERS; VIDEO SIGNAL PROCESSING;

INSTRUCTION SET; OPTIMIZATION METHOD; OPTIMIZING COMPILERS; STREAMING MEDIA; VIDEO CODECS;

COMPUTER ARCHITECTURE;

EID: 33847212007     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ITCC.2002.1000428     Document Type: Conference Paper

References (17)

1. S. M. Akramullah, "Optimization of H. 263 Video Encoding Using a Single Processor Computer: Performance Tradeoffs and Benchmarking, " IEEE Trans. on Circuits and Systems for Video Technology, vol. 11, no. 8, pp. 901-915, Aug. 2001.
2. V. Bhaskaran and K. Konstantinides, Image and Video Compression Standards, Algorithms and Architectures. Kluwer Academic Publishers, 1995.
3. W.-H. Chen, C. H. Smith, and S. C. Fralick, "A fast computational algorithm for the Discrete Cosine Transform, " IEEE Transactions on Communications, vol. COM-25, pp. 1004-1009, 1977.
4. B. Erol, F. Kossentini, and H. Alnuweiri, "Efficient Coding and Mapping Algorithms for Software-Only Real-Time Video Coding at Low Bit Rates, " IEEE Trans. on CSVT, vol. 10, no. 6, Sep. 2000.
5. J. Fridman, "Sub-word parallelism in digital signal processing, " IEEE Signal Proc. Magazine, pp. 27-35, March 2000.
6. P. Hsu and K. J. Ray Liu, "Software optimization of H. 263 video encoder on Pentium processor with MMX technology, " Proc. IEEE Multimedia and Expo, 2000.
7. Intel, "Using MMX Instructions to Compute the Absolute Difference in Motion Estimation, " AP-530, 1998.
8. Intel, Intel Architecture Optimization Reference Manual, via http://developer. intel. com/design, April 2000.
9. ITU-T, Recommendation H. 263, Video Coding for Low Bit Rate Communication, Feb. 1998.
10. ITU-T Q. 15/SG16, "H. 26L Test Model Long Term Number 5 (TML-5) draft0, " Doc. Q15-K-59, Sept. 2000.
11. ITU-T Q. 6/SG15 (VCEG), "Reduced Complexity Loop Filter, " Doc. VCEG-L25, 18th Dec. 2000.
12. V. Lappalainen, "Performance Analysis of Intel MMX Technology for an H. 263 Video Encoder, " Proc. ACM MULTIMEDIA '98, pp. 309-314, Sept. 1998.
13. V. Lappalainen, Low Bit Rate Video Coding on General-Purpose Processor, Dr. Tech. Thesis, Publications 338, Tampere University of Technology, Sept. 2001.
14. T. C. Mowry, S. Lam, and A. Gupta, "Design and evaluation of a compiler algorithm for prefetching, " SIGPLAN Notices 27:9, pp. 62-73, September 1992.
15. Alex Peleg and Uri Weiser, "MMX Technology Extension to the Intel Architecture, " In IEEE Micro, August 1996.
16. Telenor Broadband Services, TML H. 26L Codec, via ftp://standard. pictel. com/video-site/h26L/, 31st Aug. 2000.
17. S. Zhu and K.-K. Ma, "A new diamond search algorithm for fast block-matching motion estimation, " IEEE Trans. Image Processing, vol. 9, no. 2, pp. 287-290, Feb. 2000.