메뉴 건너뛰기




Volumn 52, Issue 2, 2004, Pages 461-468

A 14-GHz 256/257 Dual-Modulus Prescaler With Secondary Feedback and Its Application to a Monolithic CMOS 10.4-GHz Phase-Locked Loop

Author keywords

Dual modulus prescaler; Phase noise; Phase locked loop (PLL); Voltage controlled oscillator (VCO)

Indexed keywords

COMPUTER ARCHITECTURE; FEEDBACK; FLIP FLOP CIRCUITS; INTEGRATED CIRCUITS; SIGNAL TO NOISE RATIO; SPECTRUM ANALYSIS; TELECOMMUNICATION; THERMAL NOISE;

EID: 1342304866     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2003.821918     Document Type: Article
Times cited : (17)

References (23)
  • 1
    • 0033715436 scopus 로고    scopus 로고
    • A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process
    • June 15-17
    • C. M. Hung, L. Shi, and K. K. O, "A 25.9-GHz voltage-controlled oscillator fabricated in a CMOS process," in IEEE VLSI Circuits Symp. Tech. Dig., June 15-17, 2000, pp. 100-101.
    • (2000) IEEE VLSI Circuits Symp. Tech. Dig. , pp. 100-101
    • Hung, C.M.1    Shi, L.2    O, K.K.3
  • 2
    • 0036117642 scopus 로고    scopus 로고
    • A 1 V 51 GHz fully-inte-grated VCO in 0.12 μm CMOS
    • M. Tiebout, Wohlmuth, and W. Simburger, "A 1 V 51 GHz fully-inte-grated VCO in 0.12 μm CMOS," in Proc. IEEE ISSCC, vol. 1, 2002, pp. 300-302.
    • (2002) Proc. IEEE ISSCC , vol.1 , pp. 300-302
    • Tiebout, M.1    Wohlmuth2    Simburger, W.3
  • 3
    • 0035054939 scopus 로고    scopus 로고
    • A 50 GHz VCO in 0.25 μm CMOS
    • Feb
    • H. M. Wang, "A 50 GHz VCO in 0.25 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb 2001, pp. 372-373.
    • (2001) IEEE ISSCC Dig. Tech. Papers , pp. 372-373
    • Wang, H.M.1
  • 5
    • 0031704599 scopus 로고    scopus 로고
    • 4 and 13 GHz tuned amplifiers implemented in a 0.1-μm CMOS technology on SOI and SOS substrates
    • Feb.
    • K. Kim, Y.-C. Ho, B. Floyd, C. Wann, Y. Taur, I. Lagnado, and K. K. O, "4 and 13 GHz tuned amplifiers implemented in a 0.1-μm CMOS technology on SOI and SOS substrates," in IEEE ISSCC Dig. Tech. Papers, Feb. 1998, pp. 134-135.
    • (1998) IEEE ISSCC Dig. Tech. Papers , pp. 134-135
    • Kim, K.1    Ho, Y.-C.2    Floyd, B.3    Wann, C.4    Taur, Y.5    Lagnado, I.6    O, K.K.7
  • 7
    • 0036503227 scopus 로고    scopus 로고
    • A 10-GHz SiGe BiCMOS phase-locked-loop frequency synthesizer
    • Mar.
    • B. Klepser, M. Scholz, and E. Gotz, "A 10-GHz SiGe BiCMOS phase-locked-loop frequency synthesizer," IEEE J. Solid-State Circuits, vol. 37, pp. 328-335, Mar. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , pp. 328-335
    • Klepser, B.1    Scholz, M.2    Gotz, E.3
  • 10
    • 0033676150 scopus 로고    scopus 로고
    • MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments
    • July
    • J. M. Musicer and J. Rabaey, "MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments," in Proc. Int. Symp. Low Power Electronics and Design, July 2000, pp. 102-107.
    • (2000) Proc. Int. Symp. Low Power Electronics and Design , pp. 102-107
    • Musicer, J.M.1    Rabaey, J.2
  • 11
    • 0033715978 scopus 로고    scopus 로고
    • A fully integrated 5.35-GHz CMOS VCO and a prescaler
    • Boston, MA, May
    • C.-M. Hung, B. A. Floyd, and K. K. O, "A fully integrated 5.35-GHz CMOS VCO and a prescaler," in Dig. Papers 2000 IEEE RFIC Symp., Boston, MA, May 2000, pp. 69-72.
    • (2000) Dig. Papers 2000 IEEE RFIC Symp. , pp. 69-72
    • Hung, C.-M.1    Floyd, B.A.2    O, K.K.3
  • 12
    • 0000421830 scopus 로고
    • An MOS current mode logic (MCML) circuit for low-power sub-GHz processors
    • Oct
    • M. Yamashina et al., "An MOS current mode logic (MCML) circuit for low-power sub-GHz processors," IEICE Trans. Electron., no. 10, pp. 1181-1187, Oct 1992.
    • (1992) IEICE Trans. Electron. , vol.10 , pp. 1181-1187
    • Yamashina, M.1
  • 13
    • 0033348799 scopus 로고    scopus 로고
    • 2) latch and its application in a dual-modulus prescaler
    • Oct.
    • 2) latch and its application in a dual-modulus prescaler," IEEE J. Solid-State Circuits, vol. 34, pp. 1400-1404, Oct. 1999.
    • (1999) IEEE J. Solid-state Circuits , vol.34 , pp. 1400-1404
    • Yan, H.1    Biyani, M.2    O, K.K.3
  • 15
    • 0036541757 scopus 로고    scopus 로고
    • A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop
    • Apr.
    • C. M. Hung and K. K. O, "A fully integrated 1.5-V 5.5-GHz CMOS phase-locked loop," IEEE J. Solid-State Circuits, vol. 37, pp. 521-525, Apr. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , pp. 521-525
    • Hung, C.M.1    O, K.K.2
  • 16
    • 0019079092 scopus 로고
    • Charge-pump phase-lock loops
    • Nov.
    • F. M. Gardner, "Charge-pump phase-lock loops," IEEE Trans. Commun., vol. COM-28, pp. 1849-1858, Nov. 1980.
    • (1980) IEEE Trans. Commun. , vol.COM-28 , pp. 1849-1858
    • Gardner, F.M.1
  • 17
    • 0032073125 scopus 로고    scopus 로고
    • High-Q capacitors implemented in a CMOS process for low-power wireless application
    • May
    • C. M. Hung, Y.-C. Ho, I.-C. Wu, and K. K. O, "High-Q capacitors implemented in a CMOS process for low-power wireless application," IEEE Trans. Microwave Theory Tech., vol. 46, pp. 505-511, May 1998.
    • (1998) IEEE Trans. Microwave Theory Tech. , vol.46 , pp. 505-511
    • Hung, C.M.1    Ho, Y.-C.2    Wu, I.-C.3    O, K.K.4
  • 18
    • 0033907558 scopus 로고    scopus 로고
    • A packaged 1.1-GHz CMOS VCO with phase noise of -126 dBc/Hz at a 600-kHz offset
    • Jan.
    • C. M. Hung and K. K. O, "A packaged 1.1-GHz CMOS VCO with phase noise of -126 dBc/Hz at a 600-kHz offset," IEEE J. Solid-State Circuits, vol. 35, pp. 100-103, Jan. 2000.
    • (2000) IEEE J. Solid-state Circuits , vol.35 , pp. 100-103
    • Hung, C.M.1    O, K.K.2
  • 19
    • 0035336163 scopus 로고    scopus 로고
    • Body bias dependence of 1/f noise NMOS transistors from deep-subthreshold to strong inversion
    • May
    • N.-K. Park and K. K. O, "Body bias dependence of 1/f noise NMOS transistors from deep-subthreshold to strong inversion," IEEE Trans. Electron Devices, vol. 48, pp. 999-1001, May 2001.
    • (2001) IEEE Trans. Electron Devices , vol.48 , pp. 999-1001
    • Park, N.-K.1    O, K.K.2
  • 21
    • 0036475352 scopus 로고    scopus 로고
    • The effects of a ground shied on the characteristics and performance of spiral inductors
    • Feb.
    • S.-M. Yim, T. Chen, and K. K. O, "The effects of a ground shied on the characteristics and performance of spiral inductors," IEEE J. Solid-State Circuits, vol. 37, pp. 237-244, Feb. 2002.
    • (2002) IEEE J. Solid-state Circuits , vol.37 , pp. 237-244
    • Yim, S.-M.1    Chen, T.2    O, K.K.3
  • 22
    • 0033360139 scopus 로고    scopus 로고
    • A study on substrate effects of silicon-based RF passive components
    • June
    • C. P. Yue and S. S. Wong, "A study on substrate effects of silicon-based RF passive components," in IEEE MTT-S Int. Microwave Symp. Dig., vol. 4, June 1999, pp. 1625-1628.
    • (1999) IEEE MTT-S Int. Microwave Symp. Dig. , vol.4 , pp. 1625-1628
    • Yue, C.P.1    Wong, S.S.2
  • 23
    • 0032139494 scopus 로고    scopus 로고
    • Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies
    • Aug.
    • K. K. O, "Estimation methods for quality factors of inductors fabricated in silicon integrated circuit process technologies," IEEE J. Solid-State Circuits, vol. 13, pp. 1249-1252, Aug. 1998.
    • (1998) IEEE J. Solid-state Circuits , vol.13 , pp. 1249-1252
    • O, K.K.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.