Embedded system design using soft-core processor and Valen-C

Journal of Information Science and Engineering

Volumn 14, Issue 3, 1998, Pages 587-603

  Yasuura, Hiroto ^a,b,c,d   Tomiyama, Hiroyuki ^a   Inoue, Akihiko ^a   Eko Fajar, N ^a  

^a KYUSHU UNIVERSITY   (Japan)

^b Institute of Systems & Information Technologies/KYUSHU   (Japan)

^c KYOTO UNIVERSITY   (Japan)

^d UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Core Processors; Datapath Width; Embedded Systems; RAM; Retargetable Compiler; ROM; System Optimization

Indexed keywords

COMPUTATIONAL METHODS; COMPUTER ARCHITECTURE; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SYSTEMS PROGRAMMING; LOGIC CIRCUITS; OPTIMIZATION; PROGRAM COMPILERS; RANDOM ACCESS STORAGE; ROM;

SOFT-CORE PROCESSORS; VALEN-C PROGRAMMING LANGUAGE;

EMBEDDED SYSTEMS;

EID: 0032162447     PISSN: 10162364     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (20)

1. J. Sato, M. Imai, T. Hakata, A.Y. Alomary and N. Hikichi, "An integrated design environment for application specific integration processor," in Proceedings of ICCD, 1991, pp. 414-417.
2. R.K. Gupta and G. De Micheli, "Hardware-software cosynthesis for digital systems," IEEE Design and Test of Computers, Vol. 10, No. 3, 1993, pp.29-41.
3. R.K. Gupta, C.N. Coelho Jr. and G. De Micheli, "Program implementation schemes for hardware-software systems," IEEE Computer, Vol. 27, No. 1, 1994, pp. 48-55.
4. D.E. Thomas, J.K. Adams and H. Schmit, "A model and methodology for hardware-software codesign," IEEE Design and Test of Computers, Vol. 10, No. 3, 1993, pp. 6-15.
5. N.-S. Woo, A.E. Dunlop and W. Wolf, "Codesign from cospecification," IEEE Computer, Vol. 27, No. 1, 1994, pp. 42-47.
6. A. Kalavade and E.A. Lee, "A hardware-software codesign methodolpgy for DSP Applications," IEEE Design and Test of Computers, Vol. 10, No. 3, 1993, pp. 16-28.
7. D.D. Gajski and F. Vahid, "Specification and design of embedded hardware-software systems," IEEE Design and Test of Computers, Vol. 12, No. 1,1995, pp. 53-67.
8. Iksoo Pyo, et al., "Application-driven design automation for Microprocessor Design," in Proceedings of 29th Design Automation Conference, 1992, pp. 512-517.
9. M.Horowitz and K.Kautzer, "Hardware-software codesign," in Proceedings of the Syntesis and simulation Meeting and International Interchange SASIMI'93, 1993, pp. 5-14.
10. M. Imai, A.Y. Alomary, J. Sato and N. Hikichi, "An integrated approach to instruction implementation method selection problem," in Proceedings of EURO-DAC '92, 1992, pp. 106-111.
11. A.Y. Alomary, T. Nakata, Y. Honma, M. Imai and N. Hikichi, "An ASIP instruction set optimization algorithm with functional module sharing constraint," in Proceedings of ICCAD'93. 1993, pp. 526-532.
12. H. Akaboshi and H.Yasuura, "COACH: A computer aided design tool for computer architects," IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E76-A, No. 10, 1993, pp. 1760-1769.
13. H. Yasuura, S. Nakamura, H. Tomiyama and H. Akaboshi, "Hardware-software codesign with a soft-core processor," in Proceedings of the Synthesis and System Integration of Mixed Technologies (SASIMI95), 1995, pp. 79-84.
14. B. Shackleford, M. Yasuda, E. Okushi, H. Koizumi, H. Tomiyama and H.Yasuura, "Memory-CPU size optimization for embedded system designs," in Proceedings of the 34th Design Automation Conference, 1997, pp. 246-251.
15. H. Akaboshi, H. Tomiyama, and H. Yasuura., "Compiler generation from hardware description language," in First Asian Pacific Conference on Hardware Description Languages, Standards & Applications, 1993, pp.76-78
16. H.Tomiyama, H. Akaboshi and H.Yasuura, "Compiler generator for hardware/ software codesign," in Proceedings of 2nd Asia Pacific Conference on Hardware Description Languages (APCHDL'94), 1994, pp. 267-270.
17. P. Marwedel, "Tree-based mapping of algorithms to predefined structures," in Proceedings of ICCAD-93, 1993, pp. 586-593.
18. T.A. Cook, E.A. Harcourt, T.K. Miller III and P.D. Franzon, "Towards unified specification for architecture and compiler design," in International Workshop on Hardware-Software Co-Design, 1992.
19. B. Shackleford, M. Yasuda, E. Okushi, H. Koizumi, H. Tomiyama and H. Yasuura, "Satsuki: An integrated processor synthesis and compiler generation system," IEICE Transaction Information & System, Vol. E79-D, No. 10, 1996, pp. 1373-1381.
20. J.L. Hennessy and D.A. Patterson, "Computer architecture: A quantitative approach," Morgan Kaufmann Publishers, 1990.