Background interstage gain calibration technique for pipelined ADCs

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 52, Issue 1, 2005, Pages 32-43

  Keane, John P ^a   Hurst, Paul J ^a   Lewis, Stephen H ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Analog digital conversion; Calibration; Linearization techniques; Nonlinear circuits

Indexed keywords

AMPLIFIERS (ELECTRONIC); CALIBRATION; COMPUTER SIMULATION; LINEARIZATION; PIPELINE PROCESSING SYSTEMS; REDUNDANCY; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

BACKGROUND SELF-CALIBRATION; INTERSTAGE GAIN CALIBRATION; STAGE REDUNDANCY;

ANALOG TO DIGITAL CONVERSION;

EID: 12944250780     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.839534     Document Type: Article

References (21)

1. B. Murmann and B. E. Boser, "A 12 b 75 MS/s pipelined ADC using open-loop residue amplification," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2003, pp. 328-329.
2. S. H. Lewis and P. R. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," IEEE J. Solid-State Circuits, vol. SSC-22, no. 6, pp. 954-961, Dec. 1987.
3. I. Galton, "Digital cancellation of D/A converter noise in pipelined A/ D converters," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 185-196, Mar. 2000.
4. Y.-M. Lin, B. Kim, and P. Gray, "A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3-μm CMOS," IEEE J. Solid-State Circuits vol. 26, no. 4, pp. 628-636, Apr. 1991.
5. S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," IEEE J. Solid-State Circuits, vol. 27, no. 12, pp. 1679-1688, Dec. 1992.
6. A. N. Karanicolas, H.-S. Lee, and K. L. Barcrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
7. O. E. Erdog̊an, P. J. Hurst, and S. H. Lewis, "A 12-b digital-background-calibrated algorithmic ADC with -90-dB THD," IEEE J. Solid-State Circuits, vol. 34, no. 12, pp. 1812-1820, Dec. 1999.
8. S.-U. Kwak, B.-S. Song, and K. Bacrania, "A 15-b, 5-Msample/s low-spurious CMOS ADC," IEEE J. Solid-State Circuits, vol. 32, no. 12, pp. 1866-1875, Dec. 1997.
9. E. B. Blecker, O. E. Erdog̊an, P. J. Hurst, and S. H. Lewis, "An 8-bit 13-MSamples/s digital-background-calibrated algorithmic ADC," in Proc. Eur. Solid-State Circuits Conf., Sep. 2000, pp. 372-375.
10. J. Ming and S. H. Lewis, "An 8 b 80 Msample/s pipelined ADC with background calibration," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2000, pp. 42-43.
11. S. H. Lewis, H. S. Fetterman, G. F. Gross, Jr., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 27, no. 3, pp. 351-358, Mar. 1992.
12. E. J. Siragusa and I. Galton, "Gain error correction technique for pipelined analogue-to-digital converters," Electron. Lett., vol. 36, no. 7, pp. 617-618, Mar. 2000.
13. J. Li and U.-K. Moon, "Backgound calibration techniques for multistage pipelined ADC's with digital redundancy," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 9, pp. 531-538, Sep. 2003.
14. S. Sutarja, "High-resolution pipelined analog-to-digital conversion," Ph.D. dissertation, Dept. Elect. Eng. Comput. Sci., Univ. California at Berkeley, Berkeley, CA, 1988.
15. D. Kelly, W. Yang, I. Mehr, M. Sayuk, and L. Singer, "A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist," in Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2001, pp. 134-135.
16. R. G. H. Eschauzier and J. H. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Dordrecht, The Netherlands: Kluwer, 1995.
17. R. Klinke, B. J. Hosticka, H.-J. Pfleiderer, and G. Zimmer, "A CMOS operational amplifier with load- and signal-independent settling time," in Symp. VLSI Circuits Tech. Dig., Aug. 1988, pp. 7-8.
18. C. R. Grace, P. J. Hurst, and S. H. Lewis, "A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibration," in Int. Solid-State Circuits Conf. Tech. Dig., vol. 47, Feb. 2004, pp. 460-461.
19. S. M. Jamal, D. Fu, N. C. J. Chang, P. J. Hurst, and S. H. Lewis, "A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibration," IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1618-1627, Dec. 2002.
20. 2 with mixed-signal chopping and calibration," IEEE J. Solid-State Circuits vol. 36, no. 12, pp. 1859-1867, Dec. 2001.
21. H. S. Fetterman, D. G. Martin, and D. A. Rich, "CMOS pipelined ADC employing dither to improve linearity," in Proc. IEEE Custom Integrated Circuits Conf., May 1999, pp. 109-112.