Recycling Waste: Exploiting Wrong-Path Execution to Improve Branch Prediction

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2003, Pages 12-21

  Akkary, Haitham ^a   Srinivasan, Srikanth T ^a   Lai, Konrad ^a  

^a INTEL CORPORATION   (United States)

Author keywords

Branch Prediction; Deep Pipelines; Instruction Reuse

Indexed keywords

ALGORITHMS; BUFFER STORAGE; COMPUTER PROGRAMMING; COMPUTER SYSTEM RECOVERY; PIPELINE PROCESSING SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

BRANCH PREDICTION ALGORITHMS; DEEP PIPELINE PROCESSORS; INSTRUCTION REUSE;

MICROPROCESSOR CHIPS;

EID: 1142268815     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (20)

1. H. Akkary and M. A. Driscoll. A dynamic Multithreading Processor. In Proceedings of the 31st International Symposium on Microarchitecture, 1998.
2. th Annual International Symposium on Computer Architecture, 2001.
3. th Annual International Symposium on Computer Architecture, 2002.
4. th Annual International Symposium on Computer Architecture, 2001.
5. th International Symposium on Microarchitecture, 2001.
6. th Annual International Symposium on Computer Architecture, 2001.
7. J. D. Dundas. Improving Processor Performance by Dynamically Pre-Processing the Instruction Stream. Ph.D. Thesis, University of Michigan, 1998.
8. J. D. Dundas and T. Mudge. Improving Data Cache Performance by Pre-Executing Instructions under a Cache Miss. In Proceedings of the 1997 International Conference on Supercomputing, 1997.
9. th Annual International Symposium on Computer Architecture, 2002.
10. G. Hinton, D. Sager, M. Upton, D. Boggs, D. Carmean, A. Kyker, and P. Roussel. The Microarchitecture of the Pentium® 4 Processor. In Intel Technical Journal, Q1 2001 Issue.
11. th International Symposium on High Performance Computer Architecture, 2001.
12. th Annual International Symposium on Computer Architecture, 2001.
13. S. McFarling. Combining Branch Predictors. Technical Report TN-36, Digital Western Research Laboratory, June 1993.
14. th International Symposium on High Performance Computer Architecture, 2002.
15. rd International Symposium on Microarchitecture, 2000.
16. th Annual International Symposium on Computer Architecture, 2002.
17. th Annual International Symposium on Computer Architecture, 1997.
18. th Annual International Symposium on Computer Architecture, 2002.
19. th International Symposium and Workshop on Microarchitecture, 1991.
20. th Annual International Symposium on Computer Architecture, 2001.