A Low Power Scheduler Using Game Theory

Hardware/Software Codesign - Proceedings of the International Workshop

Volumn , Issue , 2003, Pages 126-131

  Ranganathan, N ^a   Murugavel, Ashok K ^a  

^a University of South Florida   (United States)

Author keywords

Algorithms; Auction Theory; Game Theory; High level Synthesis; Low Power Design

Indexed keywords

AUCTION THEORY; HIGH-LEVEL SYNTHESIS; LOW POWER DESIGN; LOW POWER SCHEDULER; NASH EQUILIBRIUM FUNCTION;

ALGORITHMS; FINITE AUTOMATA; HEURISTIC METHODS; LINEAR PROGRAMMING; MOBILE COMPUTING; SCHEDULING; SIMULATED ANNEALING; VLSI CIRCUITS;

GAME THEORY;

EID: 1142263472     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/944678.944681     Document Type: Conference Paper

References (19)

1. A. Dasgupta and R. Karri. Simultaneous scheduling and binding for power minimization during micro-architecture synthesis. In Proc. Intl. Symp. on Low Power Electronics and Design, pp 69-74, 1995.
2. A. Raghunathan and N.K. Jha. SCALP: An iterative improvement based low-power data path synthesis system. IEEE Trans. on CAD, 16(11):1260-1277, Nov. 1997.
3. A. Raghunathan, S. Dey and N.K. Jha. Register transfer level power optimization with emphasis on glitch analysis and reduction. IEEE Trans. on CAD, 18(8):1114-1131, Aug. 1999.
4. A.K. Murugavel and N. Ranganathan. A game-theoretic approach for binding in behavioral synthesis. In Proc. Intl. Conf. on VLSI Design, pp 452-458, 2003.
5. C. Park, T. Kim and C.L. Liu. An efficient data path synthesis algorithm for behavioral-level power optimization. In Proc. Intl. Symp. on Circuits and Systems, v 1, pp 294-297, 1999.
6. D.F. Ferguson, C. Nikolaou, J. Sairamesh and Y. Yemini. Economic models for allocating resources in computer systems. In Clearwater S., editor, A Paradigm for Distributed Resource Allocation. World Scientific, 1996.
7. E. Musoll and J. Cortadella. Scheduling and resource binding for low power. In Proc. Intl. Symp. on System Synthesis, pp 104-109, 1995.
8. F. Gruian and K. Kuchcinski. Operation binding and scheduling for low power using constraint logic programming. In Proc. Euromicro Conf., v 1, pp 83-90, 1998.
9. J.-M. Chang and M. Pedram. Module assignment for low power. In Proc. European Design Automation Conf., pp 376-381, 1996.
10. J. von Neumann. Zur Theorie der Gesellschaftsspiele. Zur Theorie der Gesellschaftsspiele, pp 295-320, 1928.
11. J.F. Nash. Non-cooperative games. Annals of Mathematics, 54(2):286-295, Sep. 1951.
12. L. Benini and G. Micheli. System-level power optimization: Techniques and tools. ACM Trans. on Design Automation of Electronic Systems, 5(2): 115-192, Apr. 2000.
13. L. Kruse, E. Schmidt, G. Jochens, A. Stammermann, A. Schulz, E. Macii and W. Nebel. Estimation of lower and upper bounds on the power consumption from scheduled data flow graphs. IEEE Trans. on VLSI, 9(1):3-14, Feb. 2001.
14. N. Park and A.C. Parker. Sehwa: A software package for synthesis of pipelines from behavioral specifications. IEEE Trans. on CAD, 7(3):356-370, Mar. 1988.
15. P.G. Paulin and J.P. Knight. Scheduling and binding algorithms for high-level synthesis. In Proc. Design Automation Conf., 1989.
16. R.D. McKelvey, A. McLennan and T. Turocy. Gambit: Software tools for game theory. California Inst. of Tech., Uni. of Minnesota and Texas A & M Uni., v 0.97, Sep. 2002.
17. S.K. Shukla and R.K. Gupta. A model checking approach to evaluating system level dynamic power management policies for embedded systems. In Proc. Intl. High-level validation and Test Workshop, pp 53-57, 2001.
18. V.K. Srikantam, N. Ranganathan and S. Srinivasan. CREAM: combined register and module assignment with floor-planning for low power data-path synthesis. In Proc. Intl. Conf. on VLSI Design, pp 228-223, 2000.
19. W.T. Shiue and C. Chakrabarti. ILP-based scheme for low power scheduling and resource binding. In Proc. Intl. Symp. on Circuits and Systems, v 3, pp 279-282, 2000.