Advanced rail clamp networks for ESD protection

Microelectronics Reliability

Volumn 45, Issue 2, 2005, Pages 211-222

  Stockinger, Michael ^a   Miller, James W ^a   Khazhinsky, Michael G ^a   Torres, Cynthia A ^a   Weldon, James C ^a   Preble, Bryan D ^a   Bayer, Martin J ^a   Akers, Matthew ^a   Kamat, Vishnu G ^a  

^a MOTOROLA INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CLAMPING DEVICES; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; ELECTRIC DISCHARGES; ELECTRIC EQUIPMENT PROTECTION; ELECTRIC GROUNDING; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC RESISTANCE; TRIGGER CIRCUITS;

CURRENT FLOW; ESD PROTECTION; RAIL CLAMPS;

MOSFET DEVICES;

EID: 11344262493     PISSN: 00262714     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.microrel.2004.05.009     Document Type: Conference Paper

References (19)

1. Merril R, Issaq E. ESD design methodology. In: Proceedings of EOS/ESD Symposium, Orlando, FL, September 1993. p. 233-8
2. Dabral S, Aslett R, Maloney T. Core clamps for low voltage technologies. In: Proceedings of EOS/ESD Symposium, Las Vegas, NV, September 1994. p. 141-9
3. Maloney T, Dabral S. Novel clamp circuits for IC power supply protection. In: Proceedings of EOS/ESD Symposium, Phoenix, AZ, September 1995. p. 1-12
4. Worley E, Gupta R, Jones B, Kjar R, Nguyen C, Tennyson M. Sub-micron chip ESD protection schemes which avoid avalanching junctions. In: Proceedings of EOS/ESD Symposium, Phoenix, AZ, September, 1995. p. 13-20
5. Anderson W, Montanaro J, Howorth N. Cross-referenced ESD protection for power supplies. In: Proceedings of EOS/ESD Symposium, Reno, NV, October 1998. p. 86-95
6. Torres C, Miller J, Stockinger M, Akers M, Khazhinsky M, Weldon J. Modular, portable, and easily simulated ESD protection networks for advanced CMOS technologies. In: Proceedings of EOS/ESD Symposium, Portland, OR, September 2001. p. 82-95
7. Takeda F, Miller J. Electrostatic discharge (ESD) protection circuit. US Patent No. 6,385,021 B1, May 2002
8. Miller J, Hall G, Krasin A, Stockinger M, Akers M, Kamat V. Patent application filed with the USPTO
9. Perera AH, Smith B, Cave N, Sureddin M, Chheda S, Islam R, et al. A versatile 0.13 μm CMOS platform technology supporting high performance and low power applications. In: Proceedings of International Electron Devices Meeting, IEDM 2000, San Francisco, CA, December 2000. p. 571-4
10. Yeap GC-F, Chen J, Grudowski P, Jeon Y, Shiho Y, Qi W, et al. A 100 nm copper/low-K bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power. High performance and RF/analog system on chip applications. In: Proceedings of Symposium on VLSI Technology, Honolulu, HI, June 2002. p. 16-7
11. Hsu F., Ko P., Tam S., Hu C., Mulle R. An analytical breakdown model for short-channel MOSFET's. IEEE Trans. Electron Devices. 29:1982;1735-1740
12. Sze S.M. Physics of semiconductor devices. 1981;John Wiley & Sons
13. Tandan N. ESD trigger circuit. In: Proceedings of EOS/ESD Symposium, Las Vegas, NV, September 1994. p. 120-4
14. Maloney T, Kan W. Stacked PMOS clamps for high voltage power supply protection. In: Proceedings of EOS/ESD Symposium, Orlando, FL, September 1999. p. 70-7
15. Poon S, Maloney T. New considerations for MOSFET power clamps. In: Proceedings of EOS/ESD Symposium, Charlotte, NC, October 2002. p. 1-5
16. Miller J, Torres C, Cooper T. Circuit for electrostatic discharge protection. US Patent No. 5946177, August 1999
17. Stockinger M, Miller J. Patent application filed with the USPTO
18. Mergens M, Verhaege K, Russ C, Armer J, Jozwiak P, Kolluri G, et al. Multi-finger turn-on circuits and design techniques for enhanced ESD performance and width-scaling. In: Proceedings of EOS/ESD Symposium, Portland, OR, September 2001. p. 1-11
19. Mergens M, Russ C, Verhaege K, Armer J, Jozwiak P, Mohn R. High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation. In: Proceedings of EOS/ESD Symposium, Charlotte, NC, October 2002. p. 10-7