Augmented reality system for visually impaired people based on FPGA

Proceedings of the Fourth IASTED International Conference on Visualization, Imaging, and Image Processing

Volumn , Issue , 2004, Pages 707-712

  Javier Toledo, F ^a   Javier Martinez J ^a   Javier Garrigos F ^a   Manuel Ferrandez J ^a  

^a TECHNICAL UNIVERSITY OF CARTAGENA   (Spain)

Author keywords

Augmented Reality; Canny algorithm; Field Programmable Gate Array; Low Vision

Indexed keywords

ALGORITHMS; COMPUTER VISION; DATA REDUCTION; OPTIMIZATION; VIRTUAL REALITY; VISUAL COMMUNICATION;

CANNY ALGORITHM; LARGE SIZE IMAGE PROCESSING; LOW VISION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 11144250808     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (18)

1. Milgram, P., Takemura, H., Utsumi, A., Kishino, F.: Augmented Reality: A class of displays on the reality-virtuality continuum. Proc. SPIE Telemanipulator and Telepresence Technologies, vol. 2351, USA, 1994, 282-292.
2. Head mounted display survey. Real Time Graphics, vol. 10, no. 2, 2001, 6-10.
3. Azuma, R.T.: A survey of augmented reality. Presence: Teleoperators and virtual environments, vol. 6, no. 4, 1997, 355-385.
4. Tessier, R., Burleson, W.: Reconfigurable computing for digital signal processing: a survey. Journal of VLSI Signal Processing, vol. 28, no. 1, 2001, 7-27.
5. Goslin, G.R.: Using FPGA in digital signal processing application. Intern. Conf. on Signal Processing Applications and Technology, Boston, USA, 1995, 145-149.
6. Kessal, L., Abel, N., Demigny, D.: Real time image processing with dynamically reconfigurable architecture. Real Time Imaging, vol. 9, no. 5, Elsevier, 2003, 297-313.
7. Draper, B., Beveridge, J.R., Böhm, W., Ross, C., Chawathe, M.: Accelerated image processing on FPGAs. IEEE Trans. on Image Processing, vol. 12, no. 12, 2003, 1543-1551.
8. Thomas, D. Luk, W.: Framework for development and distribution of hardware acceleration. Proc. SPIE conf. on Reconfigurable Technology: FPGAs and Reconfigurable Processors for Computing and Communications IV, vol. 4867, USA, 2002, 48-59.
9. Kanus, U., Wetekam, G., Kirche, J., Meißner, M.: VIZARD II: an FPGA-based interactive volume rendering system. Field-Programmable Logic and Applications, Springer-Verlag, 2002, 1114-1117.
10. Styles, H., Luk, W.: Customising graphics applications: techniques and programming interface. Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, USA, 2000, 77-90.
11. Bakker, J., Langendoen, K., Sips, H.: LART: flexible, low-power building for wearable computers. Proc. Int. Workshop on Smart Appliances and Wearable Computing, Scottsdale, USA, 2001, 255-259.
12. Plessl, C., Enzler, R., Walder, H., Beutel, J., Platzner, M., Thiele, L., Tröster, G.: The case for reconfigurable hardware in wearable computing. Personal and Ubiquitous Computing, vol.7, no. 5, Springer-Verlag, 2003, 299-308.
13. Stitt, G., Grattan, B., Villarreal, J, Vahid, F.: Using on-chip configurable logic to reduce embedded system software energy. Proc. IEEE Symposium on Field-Programmable Custom Computing Machines, Napa, USA, 2002, 143-151.
14. Luk, W., Lee, T.K., Rice, J.R., Cheung, P.Y.K.: Reconfigurable computing for augmented reality. Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, Napa, USA, 1999, 136-145.
15. Vargas Martín, F., Peli, E.: Augmented view for tunnel vision: device testing by patients in real environments. Digest of Technical Papers, Society for Information Display International Symposium, San Jose, USA, 2001, 602-605.
16. Vargas Martín, F., Peli, E.: Augmented-view for restricted visual field: multiple device implementations. Optometry and Vision Science, vol. 79, no. 11, 2002, 715-723.
17. Canny, J.: A computational approach to edge detection. IEEE Trans. on Pattern Analysis and Machine Intelligence, vol. 8, no. 6, 1986, 679-698.
18. Martínez, J.J., Pinzolas, M., Ferrández, J.M.: Implementación sobre hardware reconfigurable del algoritmo CANNY para la extraction de contornos en imágenes de vídeo de gran tamaño en tiempo real. Computación reconfigurable y FPGAs, 2003, 149-156.