메뉴 건너뛰기




Volumn 2000-January, Issue , 2000, Pages 77-87

Customising graphics applications: Techniques and programming interface

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION PROGRAMMING INTERFACES (API); COMPUTER GRAPHICS; COMPUTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 79955149138     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2000.903395     Document Type: Conference Paper
Times cited : (39)

References (15)
  • 1
    • 0021454284 scopus 로고
    • Summed-area tables for texture mapping
    • July
    • F. C. Crow, "Summed-area tables for texture mapping", SIGGRAPH'84, July 1984, pp. 207-212.
    • (1984) SIGGRAPH'84 , pp. 207-212
    • Crow, F.C.1
  • 2
    • 0030393121 scopus 로고    scopus 로고
    • Exploring architectures for volume visualisation on the Teramac custom computer
    • IEEE Computer Society Press
    • W. B. Culbertson et. al., "Exploring architectures for volume visualisation on the Teramac custom computer", FCCM'96, IEEE Computer Society Press, 1996, pp. 80-88.
    • (1996) FCCM'96 , pp. 80-88
    • Culbertson, W.B.1
  • 3
    • 84949835053 scopus 로고    scopus 로고
    • FPGA-based 3-D graphics rasterizers
    • J.-Y. Roger et. al. eds., IOS Press
    • L. del Pino, "FPGA-based 3-D graphics rasterizers", in Advances in Information Technologies, J.-Y. Roger et. al. (eds.), IOS Press, 1998, pp. 514-521.
    • (1998) Advances in Information Technologies , pp. 514-521
    • Del Pino, L.1
  • 4
    • 0002755698 scopus 로고
    • Hardware supported bump mapping: A step towards higher quality real-time rendering
    • I. Ernst et. al., "Hardware supported bump mapping: a step towards higher quality real-time rendering", 10th Eurographics Workshop on Graphics Hardware, 1995, pp. 63-70.
    • (1995) 10th Eurographics Workshop on Graphics Hardware , pp. 63-70
    • Ernst, I.1
  • 6
    • 0031362697 scopus 로고    scopus 로고
    • Compilation tools for run-time reconfigurable designs
    • IEEE Computer Society Press
    • W. Luk, N. Shirazi and P. Y. K. Cheung, "Compilation tools for run-time reconfigurable designs", FCCM'97, IEEE Computer Society Press, 1997, pp. 56-65.
    • (1997) FCCM'97 , pp. 56-65
    • Luk, W.1    Shirazi, N.2    Cheung, P.Y.K.3
  • 9
    • 0029754039 scopus 로고    scopus 로고
    • Constructing hardware-software systems from a single description
    • I. Page, "Constructing hardware-software systems from a single description", Journal of VLSI Signal Processing, Vol. 12, 1996, pp. 87-107.
    • (1996) Journal of VLSI Signal Processing , vol.12 , pp. 87-107
    • Page, I.1
  • 13
    • 0028747604 scopus 로고
    • Virtual hardware for graphics applications using FPGAs
    • IEEE Computer Society Press
    • S. Singh and P. Bellec, "Virtual hardware for graphics applications using FPGAs", FCCM'94, IEEE Computer Society Press, 1994, pp. 49-58.
    • (1994) FCCM'94 , pp. 49-58
    • Singh, S.1    Bellec, P.2
  • 14
    • 0033488527 scopus 로고    scopus 로고
    • Pipeline vectorization for reconfigurable systems
    • IEEE Computer Society Press
    • M. Weinhardt and W. Luk, "Pipeline vectorization for reconfigurable systems", FCCM'99, IEEE Computer Society Press, 1999, pp. 52-62.
    • (1999) FCCM'99 , pp. 52-62
    • Weinhardt, M.1    Luk, W.2
  • 15
    • 0032655794 scopus 로고    scopus 로고
    • Procedural texture mapping on FPGAs
    • ACM Press
    • A. G. Ye and D. M. Lewis, "Procedural texture mapping on FPGAs", FPGA'99, ACM Press, 1999, pp. 112-120.
    • (1999) FPGA'99 , pp. 112-120
    • Ye, A.G.1    Lewis, D.M.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.