Using on-chip configurable logic to reduce embedded system software energy

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2002-January, Issue , 2002, Pages 143-151

  Stitt, Greg ^a   Grattan, Brian ^a   Villarreal, Jason ^a   Vahid, Frank ^a,b  

^a University of California Riverside   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ARM PROCESSORS; COMPUTERS; ENERGY CONSERVATION; MICROPROCESSOR CHIPS; VOLTAGE SCALING;

CO-PROCESSORS; CONFIGURABLE LOGIC; CRITICAL SOFTWARE; EMBEDDED SYSTEM SOFTWARES; LOW POWER STATE; REMAPPING; SINGLE-CHIP DEVICE; SOFTWARE TASKS;

COMPUTATION THEORY;

EID: 33746055852     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2002.1106669     Document Type: Conference Paper

References (28)

1. Altera Corporation, ARM-Based Embedded Processor PLDs, August 2001.
2. P. Athanas, H. Silverman. Processor reconfiguration through instruction-set metamorphosis. Computer, Volume: 26 Issue: 3, March 1993 Page (s) :11-18.
3. Atmel FPSLIC, http://www.atmel.com/atmel/products/prod39.htm.
4. E5 Press Release, http://www.triscend.com/about/indexrelease051401.html.
5. P. Eles, Z. Peng, K. Kuchchinski and A. Doboli. System Level Hardware/Softeare Partitioning Based on Simulated Annealing and Tabu Search. Kluwer's Design Automation for Embedded Systems, vol2, no 1, pp. 5-32, Jan 1997.
6. D. Gajski, F. Vahid, S. Narayan and J. Gong. Specification and Design of Embedded Systems. Prentice Hall, 1994.
7. V. George, H. Zhang, and J. Rabaey. The Design of a Low Energy FPGA Varghese George, Hui Zhang and Jan Rabaey, ISLPED 1999, pp. 188-193.
8. T. Givargis, F. Vahid, and J. Henkel. System-Level Exploration for Pareto-Optimal Configurations in Parameterized Systems-on-a-Chip. International Conference on Computer-Aided Design (ICCAD), San Jose, November 2001.
9. M. Gokhale, J. Stone. NAPA C: Compiling for hybrid RISC/FPGA architectures. IEEE Symposium on FPGAs for Custom Computing Machines, FCCM'98.
10. S. C. Goldstein, H. Schmit, M. Moe, M. Budiu, S. Cadambi, R. R. Taylor, R. Laufer. PipeRench: A Coprocessor for Streaming Multimedia Acceleration. International Symposium on Computer Architecture, pp. 38-49, 1999.
11. R. Gonzalez, B. Gordon, and M. Horowitz. Supply and Threshold Voltage Scaling for Low Power CMOS. IEEE Journal of Solid-State Circuits, Vol. 32, No. 8, August 1997.
12. J. Hauser, J. Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. IEEE Symposium on FPGAs for Custom Computing Machines, pages 12-21, Napa Valley, CA, April 1997.
13. J. Henkel, Y. Li. Energy-conscious HW/SW-partitioning of embedded systems: A Case Study on an MPEG-2 Encoder. Proceedings of Sixth International Workshop on Hardware/Software Codesign, March 1998, pp. 23-27.
14. J. Henkel. A low power hardware/software partitioning approach for core-based embedded systems. Proceedings of the 36th ACM/IEEE conference on Design automation conference, pp. 122-127, 1999.
15. Intel StrongArm 1110 Processor, http://developer.intel.com/design/strong.
16. Intel XScale Processor, http://developer.intel.com/design/intelxscale.
17. A. Kalavade and E. A. Lee. The Extended Partitioning Problem: Hardware/Software Mapping, Scheduling and Implementation-Bin Selection. Kluwer Design Automation for Embedded Systems, vol 2, no 2, pp. 125-163, Mar. 1997.
18. A. Malik, B. Moyer, D. Cermak. A Low Power Unified Cache Architecture Providing Power and Performance Flexibility. International Symposium on Low Power Electronics and Design. June 2000.
19. MIPS Technologies, Inc., http://www.mips.com.
20. Synopsys, http://www.synopsys.com.
21. Triscend Corporation, http:/www.triscend.com.
22. G. Vanmeerbeeck, P. Schaumont, S. Vernalde, M. Engels and I. Bolsens. Hardware/Software Partitioning of Embedded System in OCAPI-xl. International Symposium on Hardware/Software Codesign, pp. 30-35, 2001.
23. J. Villarreal, R. Lysecky, S. Cotterell, K. Miller and F. Vahid. Loop Analysis of Embedded Applications. UC Riverside Technical Report UCR-CSE-01-03, 2001.
24. Virtex Power Estimator, http://support.xilinx.com/cgibin/powerweb.pl.
25. Virtex Power Estimator User Guide, Xilinx Inc., 2000.
26. M. Wan, Y. Ichikawa, D. Lidsky, J. Rabaey. An energy conscious methodology for early design exploration of heterogeneous DSPs. Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, p. 111-117, Santa Clara, May 1998.
27. M. Wirthlin, B. Hutchings. A dynamic instruction set computer. Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, 1995, pg. 99-107.
28. Xilinx Corporation, Virtex-II Pro Platform FGPA Handbook, January 31, 2002.