Real-time image processing with dynamically reconfigurable architecture

Real-Time Imaging

Volumn 9, Issue 5, 2003, Pages 297-313

  Kessal, L ^a   Abel, N ^a   Demigny, D ^a  

^a ENSEA   (France)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; FIELD PROGRAMMABLE GATE ARRAYS; REAL TIME SYSTEMS;

DYNAMIC RECONFIGURATION; REAL TIME IMAGE PROCESSING;

IMAGE PROCESSING;

EID: 0347410766     PISSN: 10772014     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.rti.2003.07.001     Document Type: Article

References (17)

1. Arnauld J, Buell D, Davis E. Splash II. In: Proceedings of the Fourth ACM Symposium on Parallel Algorithms and Architectures, San Diego, CA 1992. p. 316-22.
2. Vuillemin J, Bertin P, Roncin D, Shand M, Touati H, Bucard P. Programmable Active Memories: reconfigurable Systems Come of Age. IEEE Transactions on VLSI Systems, March 1996.
3. Sassatelli G, Torres L, Benoit P, Cambon G, Robert M, Galy J. Dynamically reconfigurable architectures for digital signal processing applications. SoC design methodology. Kluwer Academic Publisher, Dordrecth, 2002. p. 63-74.
4. David R, Chillet D, Pillement S, Sentiyes O. A dynamically reconfigurable architecture for low-power multimedia terminals. SoC design methodology. Kluwer Academic Publisher, Dordrecht, 2002. p. 51-62.
5. AT40K FPGA with FreeRAM™, data sheet Atmel Inc., 1999.
6. Xilinx. XC6200 FPGA family, data sheet. Xilinx Inc., 1995.
7. Xilinx Corporation, San Jose, CA, Virtex data sheet, 2001.
8. Bourguiba R, Demigny D, Kessal L. Dynamic configuration: a new paradigm applied to real time image analysis. In: Proceedings of the 10th International Conference on Microelectronics, IEEE Electron Device Society, Monastir, Tunisia, December 1998. p. 25-8.
9. Demigny D, Kessal L, Bourguiba R, Boudouani N. How to use high speed reconfigurable FPGA for real time image processing? Proceedings of the International Conference on Computer Architecture for Machine Perception, IEEE Circuit, Padova, September 2000. p. 240-46.
10. Kessal L, Demigny D, Boudouani N, Bourguiba R. Reconfigurable hardware for real time image processing. Proceedings of the International Conference on Image Processing, IEEE ICIP, vol. 3, Vancouver, September 2000. p. 159-73.
11. Demigny D, Quesne JF, Devars J. Boundary closing with asynchronous cellular automata. In: Proceedings of the IEEE Conference on Computer Architecture for Machine Perception, IEEE Circuit and Systems, vol. 1, Paris, Decembere 1991. p. 8188.
12. Lorca FG, Kessal L, Demigny D. Efficient ASIC and FPGA implementations of IIR filters for real time edge detection. In: Proceedings of the International Conference on Image Processing, Santa Barbara, October 1997. p. 406-409.
13. Bertin P, Roncin D, Vuillemin J. Programmable active memories: a performance assessment. In: Meyer auf der Heide F, Monien B, Rosenberg AL, editors. Parallel architectures and their efficient use, Lecture Notes in Computer Science. Berlin: Springer; 1992. p. 119-30.
14. Guermoud H. Architectures reconfigurables dynamiquement ddies aux traitements en temps rel des signaux vido. Thesis, Faculty of Nancy I, France, 1997.
15. Bourguiba R. Conception d'architectures matrielles reconfigurables dynamiquement ddies au traitement d'images temps rel. Thesis, Faculty of Cergy Pontoise (Jury: P. Bertin, D. Demigny, L. Kessal, M. Paidavoine, R. Tourki, S. Weber), France, July 2000.
16. Kessal L, Bourguiba R, Demigny D, Boudouani N. Reconfigurable hardware using high speed FPGA. International Conference on Very Large Scale Integration, IFIP VLSI-SOC'01, Montpellier, France, December 2001.
17. Abel N, Boudouani N. Kessal L, Demigny D. Reconfiguration partielle sur l'architecture reconfigurable ARDOISE. Journes Francophones sur l'Adquation Algorithme architecture, Monastir, Tunisie, December 2002.