An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 804-811

  Goren, David ^a   Zelikson, Michael ^a   Galambos, Tiberiu C ^b   Gordin, Rachel ^a   Livshitz, Betty ^a   Amir, Alon ^a   Sherman, Anatoly ^a   Wagner, Israel A ^a  

^a IBM HAIFA RESEARCH LAB   (Israel)

^b Transchip   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

AMS DESIGN FLOWS; ANALOG AND MIXED-SIGNAL DESIGN; COUPLED MICROSTRIP LINES; FREQUENCY DEPENDENT; HIGH-SPEED ANALOG; PROXIMITY EFFECTS; S-PARAMETER DATA; SILICON GERMANIUM;

BICMOS TECHNOLOGY; ELECTRIC LINES; EXHIBITIONS; SCATTERING PARAMETERS; SEMICONDUCTING SILICON; TRANSMISSION LINE THEORY;

DESIGN;

EID: 11044231146     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998391     Document Type: Conference Paper

References (30)

1. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, 1990.
2. E. Barke, "Line-to-ground capacitance calculation for VLSI: a comparison," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 7 No. 2 Feb. 1988, pp. 295-298.
3. H. Chang, E. Charbon, U. Choudhury, A. Demir, A Top-Down, Constraint-Driven Design Methodology for Analog Integrated Circuits, Kluwer Academic Publishers, 1997.
4. J. H. Chern, J. Huang, L. Arledge, P.C. Li, P. Yang, "Multilevel Level Capacitance Models for CAD Design Synthesis Systems," IEEE Electron Device Letters, vol 13(1), pp. 32-34, January 1992.
5. E. Chiprout, M. Nakhla, "Analysis of interconnect networks using complex frequency hopping (CFH)," IEEE Transactions on Computer-aided Design Vol. 15, pp. 186-200, Feb. 1995.
6. J. D. Cressler, "Re-Engineering Silicon: Si-Ge heterojunction bipolar technology," IEEE Spectrum, pp. 49-55, March 1995.
7. A. Deutsch, A., P. W. Coteus, G. V. Kopcsay, H. H. Smith, C. W. Surovic, B. L. Krauter, D. C. Edelstein, P. L. Restle, "On-chip wiring design challenges for gigahertz operation," Proceedings of the IEEE, Vol. 89 No. 4 April 2001, pp. 529-555.
8. N. Delorme, M. Belleville, and J. Chilo, "Inductance and Capacitance Analytic Formulas for VLSI Interconnects," Electronics Letters, Vol. 32, No. 11, May 1996, pp. 996-997.
9. A. R. Djordjevic, T. K. Sarkar, "Closed-Form Formulas for Frequency-Dependent Resistance and Inductance Per Unit Length of Microstrip and Strip Transmission Lines," IEEE Transactions on Microwave Theory and Techniques, Vol. 42, No. 2, pp. 241-248, Feb. 1994.
10. R. Freund, "Reduced-order modeling techniques based on Krylov subspaces and their use in circuit simulation," In B.N. Datta, (ed.), Applied and Computational Control, Signals, and Circuits, vol. 1, ch. 9, pp. 435-498. Birkhauser, Boston, MA, 1999.
11. A. K. Goel, High-Speed VLSI Interconnections: Modeling, Analysis, and Simulation, John Wiley & Sons, 1994.
12. C. S. Gruodis, A. J. Chang. "Coupled lossy transmission line characterization and simulation," IBM J. Res. Develop, 25(1):25-41, January 1981.
13. Y. I. Ismail, E. G. Friedman, and J. L. Neves, "Figures of Merit to Characterize the Importance of On-Chip Inductance," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 7, No. 4, pp. 442-449, December 1999.
14. Y. I. Ismail and E. G. Friedman, "Sensitivity of Interconnect Delay to On-Chip Inductance," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS00), pp. 403-407, May 2000.
15. S.Y. Kim, N. Gopal and L. T. Pillage, "AWE macromodels of VLSI interconnect for circuit simulation," Proc. 1992 ICCAD, November 8-12, 1992, Santa Clara, CA USA, pp. 64-70.
16. S. Kim, D. P. Neikirk, "Compact Equivalent Circuit Model for the Skin Effect," IEEE 1996 IEEE-MTTS International Microwave Symposium, editor: R. G. Ranson, Vol. 3, San Francisco, California, June 17-21, 1996, pp. 1815-1818.
17. B. Krauter, S. Mehrotra, "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis," Design Automation Conference (DAC98), pp. 303-308, June 1998, San Francisco, California.
18. B. S. Meyerson, "High Speed Silicon Germanium Electronics," Scientific American, pp. 62-67, March 1994.
19. M. Piket-May, I. Rumsey, A. Byers, B. Boots, K. Thomas, R. Gravrok, "Numerical modeling of packaging effects using the finite-difference time-domain technique," IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging, 1998, pp. 264-266.
20. P. J. Restle, A. E. Ruehli, S. G.Walker, G. Papadopoulos, "Full-wave PEEC time-domain method for the modeling of on-chip interconnects,", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 20 No. 7 pp. 877-886, July 2001
21. A. E. Ruehli, W. P. Pinello, A. C. Cangellaris, "Comparison of differential and common mode response for short transmission line using PEEC models," IEEE 5th Topical Meeting on Electrical Performance of Electronic Packaging, 1996, pp. 169-171.
22. T. Sakurai, K. Tamaru, "Simple formulas for two and three-dimensional capacitances," IEEE Tran. on ED, Vol. ED-30, pp. 183-185, February 1983.
23. E. P. Sayre, M. A. Baxter, T. Savarino, "Development of a New Transmission Line Skin Effect Model for SPICE Evaluations-Simulations and Measurements," 1997 Digital Communications Design Conference, http://www.nesa.com
24. J. E. Schutt-Ain and R. Mittra, "Scattering Parameter Transient analysis of transmission lines loaded with nonlinear terminations," IEEE Trans. Microwave Theory Tech., vol. MTT-36, pp. 529-536, March 1988.
25. B. K. Sen, R. L. Wheeler, "Skin Effects Models for Transmission Line Structures using Generic SPICE Circuit Simulators," EPEP98-7th Topical Meeting on Electrical Performance of Electronic Packaging, October 26-28, 1998, West Point, New York.
26. H. A. Wheeler, "Formulas for the skin-effect," Proceedings of the Institute of Radio Engineers, Vol. 30, pp. 412-424, 1942.
27. H. A. Wheeler, "Transmission-Line Properties of a Strip on a Dielectric Sheet on a Plane," IEEE Transactions on Microwave Theory and Techniques, Vol. MTT-25, pp. 631-647, 1977.
28. S. C. Wong, G. Y. Lee, D. J. Ma, "Modeling of Interconnect Capacitance, Delay, and Crosstalk in VLSI," IEEE Transactions on Semiconductor Manufacturing, February 2000, Vol. 13, No. 1, pp. 108-112.
29. S. C. Wong, T. G. Y. Lee, D. J. Ma, C.J. Chao, "An Empirical Three-Dimensional Crossover Capacitance Model for Multilevel Interconnect VLSI Circuits," IEEE Transactions on Semiconductor Manufacturing, May 2000, Vol. 13, No. 2, pp. 219-227.
30. Q. Yu, O. Wing, "Computational models of transmission lines with skin effects and dielectric loss," IEEE Transactions on Circuits and Systems I, Vol. 41 No. 2 February 1994.