Folded multiple-capture: An architecture for high dynamic range disturbance-tolerant focal plane array

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 5406, Issue PART 1, 2004, Pages 351-360

  Kavusi, Sam ^a   El Gamal, Abbas ^a  

^a Stanford University   (United States)

Author keywords

High dynamic range; IR focal plane array; ROIC; Vertical integration

Indexed keywords

HIGH DYNAMIC RANGE (HDR); IR FOCAL PLANE ARRAYS (FLA); ROPIC; VERTICAL INTEGRATION;

CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ERROR ANALYSIS; GAIN CONTROL; INFRARED IMAGING; PHOTOCURRENTS; SENSORS; SIGNAL TO NOISE RATIO; SYNCHRONIZATION; THRESHOLD VOLTAGE;

ARRAYS;

EID: 10044250088     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.543543     Document Type: Conference Paper

References (17)

1. L. J. Kozlowski, K. Vural, W. E. Tennant, W. E. Kleinhans, and I. S. Gergis, "Progress toward high-performance infrared imaging systems-on-a-chip," in Infrared Technology and Applications XXVI, B. F. Andresen, G. F. Fulop, and M. Strojnik, eds., Proc. SPIE 4130, pp. 245-253, December 2000.
2. L. P. Chen, M. J. Hewitt, D. J. Gulbransen, K. L. Pettijohn, B. Chen, and R. Wyles, "Overview of advances in high-performance ROIC designs for use with IRFPAs," in Infrared Detectors and Focal Plane Arrays VI, E. L. Dereniak and R. E. Sampson, eds., Proc. SPIE 4028, pp. 124-138, July 2000.
3. S. Kleinfelder, S. Lim, X. Liu, and A. El Gamal, "A 10,000 frames/s CMOS digital pixel sensor," IEEE Journal of Solid-State Circuits 36(12), pp. 2049-2059, December 2001.
4. L. J. Kozlowski, Y. Bai, M. Loose, A. B. Joshi, G. W. Hughes, and J. D. Garnett, "Large area visible arrays: performance of hybrid and monolithic alternatives," in Survey and Other Telescope Technologies and Discoveries, J. A. Tyson and S. Wolff, eds., Proc. SPIE 4836, pp. 247-259, December 2002.
5. J. Burns, L. McIlrath, C. Keast, C. Lewis, A. Loomis, K. Warner, and P. Wyatt, "Three-dimensional integrated circuits for low-power high-bandwidth systems on a chip," IEEE International Solid-State Circuits Conference, pp. 268-269, February 2001.
6. K. Banerjee, S. J. Souri, P. Kapur, and K. C. Saraswat, "3-D ICs: A novel chip design for improving deep submicron interconnect performance and systems-on-chip integration," Proceedings of the IEEE 89(5), pp. 602-633, May 2001.
7. S. Benthien, T. Lulé, B. Schneider, M. Wagner, M. Verhoeven, and M. Bohm, "Vertically integrated sensors for advanced imaging applications," IEEE Journal of Solid-State Circuits 35(7), pp. 939-945, July 2000.
8. S. B. Horn, P. R. Norton, J. D. Murphy, and R. E. Clement, "Vertically integrated sensor arrays (VISA)," SPIE Defense and Security Symposium (Invited Paper), April 2004.
9. D. Yang and A. El Gamal, "Comparative analysis of SNR for image sensors with enhanced dynamic range," in Sensors, Cameras, and Systems for Scientific/Industrial Applications, M. M. Blouke and G. M. W. Jr., eds., Proc. SPIE 3649, pp. 197-211, April 1999.
10. S. Kavusi and A. El Gamal, "Quantitative study of high dynamic range image sensor architectures," in Sensors, Cameras, and Systems for Scientific/Industrial Applications, M. M. Blouke, G. M. W. Jr., and R. J. Motta, eds., Proc. SPIE 5301, January 2004.
11. S. Kavusi and A. El Gamal, "Quantitative study of high dynamic range ΣDelta;-based image sensor architectures," SPIE Defense and Security Symposium , April 2004.
12. C. Jansson, "A high-resolution, compact, and low-power ADC suitable for array implementation in standard CMOS," IEEE Transactions on Circuits and Systems 742(11), pp. 904-912, November 1995.
13. J. Rhee and Y. Joo, "Wide dynamic range CMOS image sensor with pixel level ADC," Electronics Letters 39(4), pp. 360- 361, February 2003.
14. X. Liu and A. El Gamal, "Synthesis of high dynamic range motion blur free image from multiple captures," IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications 50(4), pp. 530-539, April 2003.
15. R. H. Walden, "Analog-to-digital converter survey and analysis," IEEE Journal on Selected Areas in Communications 17(4), pp. 539-550, April 1999.
16. F. Daihong, K. Dyer, S. Lewis, and P. Hurst, "A digital background calibration technique for time-interleaved analog-to-digital converters," IEEE Journal of Solid-State Circuits 33(12), pp. 1904-1911, April 1998.
17. A. Fowler and I. Gatley, "Noise reduction strategy for hybrid IR focal plane arrays," in Infrared Sensors: Detectors, Electronics and Signal Processing, Proc. SPIE 1541, pp. 127-133, July 1991.