VLSI design of a variable-length FFT/IFFT processor for OFDM-based communication systems

Eurasip Journal on Applied Signal Processing

Volumn 2003, Issue 13, 2003, Pages 1306-1316

  Kuo, Jen Chih ^a   Wen, Ching Hua ^a   Lin, Chih Hsiu ^a   Wu, An Yeu Andy ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Cached FFT; Mixed scaling and rotation CORDIC; OFDM communications

Indexed keywords

ALGORITHMS; CACHE MEMORY; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; FAST FOURIER TRANSFORMS; MICROPROCESSOR CHIPS; SIGNAL PROCESSING; VLSI CIRCUITS;

CACHED FAST FOURIER TRANSFORMS; INVERSE FAST FOURIER TRANSFORMS; MIXED-SCALING COORDINATE ROTATION DIGITAL COMPUTER; ROTATION COORDINATE ROTATION DIGITAL COMPUTER;

ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING;

EID: 0742268974     PISSN: 11108657     EISSN: None     Source Type: Journal    
DOI: 10.1155/S1110865703309060     Document Type: Article

References (21)

1. I. Kalet, "The multitone channel," IEEE Trans. Communications, vol. 37, no. 2, pp. 119-124, 1989.
2. P. Chow, J. C. Tu, and J. M. Cioffi, "Performance evaluation of a multichannel transceiver system for ADSL and VHDSL services," IEEE Journal on Communications, vol. 9, no. 6, pp. 909-919, 1991.
3. N. Al-Dhahir and J. M. Cioffi, "Optimum finite-length equalization for multicarrier transceivers," IEEE Trans. Communications, vol. 44, no. 1, pp. 56-64, 1996.
4. R. V. Paiement, "Evaluation of single carrier and multicarrier modulation techniques for digital ATV terrestrial broadcasting," CRC Tech. Rep. CRC-RP-004, Communications Research Centre, Ottawa, Ontario, Canada, 1994.
5. S. Hara, M. Mouri, M. Okada, and N. Morinaga, "Transmission performance analysis of multi-carrier modulation in frequency selective fast Rayleigh fading channel," Wireless Personal Communications, vol. 2, no. 4, pp. 335-356, 1996.
6. ETSI EN 300 401 V1.3.3 (2001-05), "Radio Broadcasting Systems; Digital Audio Broadcasting (DAB) to mobile, portable and fixed receivers," 2001.
7. R. Grisamore, G. N. Rangan, and E. E. Swartzlander Jr., "An efficient FFT processor for ADSL applications," in Proc. 35th Asilomar Conference on Signals, Systems and Computers, vol. 2, pp. 1251-1255, Pacific Grove, Calif, USA, November 2001.
8. S. H. Park, D. H. Kim, D. S. Han, K. S. Lee, S. J. Park, and J. R. Choi, "A 2048 complex point FFT processor for DAB systems," in Proc. IEEE International Conference on VLSI and CAD, pp. 309-312, Seoul, Korea, October 1999.
9. B. M. Baas, "A low-power, high-performance, 1024-point FFT processor," IEEE Journal of Solid-State Circuit, vol. 34, no. 3, pp. 380-387, 1999.
10. Z.-X. Lin and A.-Y. Wu, "Mixed-scaling-rotation CORDIC (MSR-CORDIC) algorithm and architecture for scaling-free high-performance rotational operations," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, vol. 2, pp. 653-656, Hong Kong, China, April 2003.
11. W. Li and L. Wanhammar, "A pipeline FFT processor," in Proc. IEEE Workshop on Signal Processing Systems, pp. 654-662, Taiwan, China, October 1999.
12. Y. H. Hu, "CORDIC-based VLSI architectures for digital signal processing," IEEE Signal Processing Magazine, vol. 9, no. 3, pp. 16-35, 1992.
13. A.-Y. Wu and C.-S. Wu, "A unified view for vector rotational CORDIC algorithms and architectures based on angle quantization approach," IEEE Trans. Circuits and Systems, vol. 49, no. 10, pp. 1442-1456, 2002.
14. R. Sarmiento, F. Tobaias, V. de Armas, R. Esper-Chaín, J. F. López, and J. A. Montiel-Nelson, "A CORDIC processor for FFT computation and its implementation using gallium arsenide technology," IEEE Transaction on Very Large Scale Integrated Systems, vol. 6, no. 1, pp. 18-30, 1998.
15. C.-S. Wu and A.-Y. Wu, "A novel trellis-based searchingscheme for EEAS-based CORDIC algorithm," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, vol. 2, pp. 1229-1232, Salt Lake City, Utah, USA, May 2001.
16. C.-S. Wu and A.-Y. Wu, "Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture," IEEE Trans. on Circuits and Systems II: Analog and Digital Signal Processing, vol. 48, no. 6, pp. 548-561, 2001.
17. E. Bidet, D. Castelain, C. Joanblanq, and P. Senn, "A fast single-chip implementation of 8192 complex point FFT," IEEE Journal of Solid-State Circuit, vol. 30. no. 3, pp. 300-305, 1995.
18. H. Shousheng and M. Torkelson, "Designing pipeline FFT processor for OFDM (de) modulation," in Proc. International Symposium on Signals, Systems, and Electronics (ISSSE '98), pp. 257-262, Pisa, Italy, September-October 1998.
19. C. H. Chang, C. L. Wang, and Y. T. Chang, "A novel memory-based FFT processor for DMT/OFDM applications," in Proc. IEEE Int. Conf. Acoustics, Speech, Signal Processing, vol. 4, pp. 1921-1924, Phoenix, Ariz., USA, March 1999.
20. C. C. W. Hui, T. J. Ding, J. V. McCanny, and R. F. Woods, "A new FFT architecture and chip design for motion compensation based on phase correlation," in Proc. International Conference on Application-Specific Systems, Architectures, and Processors, pp. 83-92, Chicago, Ill, USA, August 1996.
21. L. Jia, Y. Gao, J. Isoaho, and H. Tenhunen, "A new VLSI-oriented FFT algorithm and implementation," in Proc. 11th Annual IEEE International ASIC Conference, pp. 337-341, Rochester, NY, USA, September 1998.