Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 48, Issue 6, 2001, Pages 548-561

  Wu, Cheng Shing ^b   Wu, An Yeu ^a,c  

^a IEEE   (Taiwan)

^b NATIONAL CENTRAL UNIVERSITY   (Taiwan)

^c NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

CORDIC algorithm; DSP; MVR CORDIC algorithm; Searching algorithms; VLSI

Indexed keywords

COORDINATE ROTATIONAL DIGITAL COMPUTER ALGORITHM; SIGNAL TO QUANTIZATION NOISE RATIO;

ALGORITHMS; COMPUTATIONAL COMPLEXITY; DIGITAL SIGNAL PROCESSING; ITERATIVE METHODS; OPTIMIZATION; SIGNAL TO NOISE RATIO; VECTOR QUANTIZATION;

VLSI CIRCUITS;

EID: 0035355464     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.943326     Document Type: Article

References (21)

1. The CORDIC trigonometric computing technique
2. A unified algorithm for elementary functions
3. CORDIC-based VLSI architectures for digital signal processing
4. A new class of parallel algorithm for solving systems of linear equation
5. VLSI CORDIC array structure implementation of Toeplitz eigensystem solvers
6. A unified approach to orthogonal digital filters and wave digital filters based on the LBR two-pair extraction
7. System architecture of an adaptive reconfigurable DSP computing engine
8. Redundant and on-line CORDIC: Application to matrix triangularization and SVD
9. Fourier transform computers using CORDIC iterations
10. Very fast Fourier transform algorithms for hardware implementation
11. The quantization effects of the CORDIC algorithm
12. Redundant CORDIC methods with a constant scale factor for sine and cosine computation
13. Pipelined CORDIC architectures for fast VLSI filtering
14. Systolic arrays for the discrete Hartley transform
15. A fast computational algorithm for the discrete cosine transform
16. Efficient implementation of the Chirp Z-transform using a CORDIC processor
17. An angle recoding method for CORDIC algorithm implementation
18. A CORDIC arithmetic processor chip
19. Highly concurrent computing structures for matrix arithmetic and signal processing
20. A processor for two-dimensional symmetric eigenvalue and singular value arrays