New VLSI-oriented FFT algorithm and implementation

Proceedings of the Annual IEEE International ASIC Conference and Exhibit

Volumn , Issue , 1998, Pages 337-341

  Jia, Lihong ^a   Gao, Yonghong ^a   Isoaho, Jouni ^a   Tenhunen, Hannu ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; FAST FOURIER TRANSFORMS; INTEGRATED CIRCUIT LAYOUT; PIPELINE PROCESSING SYSTEMS; TELEVISION BROADCASTING;

DIGITAL VIDEO BROADCASTING (DVB); DISCRETE FOURIER TRANSFORMS (DFT);

VLSI CIRCUITS;

EID: 0031623618     PISSN: 10630988     EISSN: None     Source Type: None    
DOI: 10.1109/ASIC.1998.723029     Document Type: Conference Paper

References (9)

1. Digital video broadcasting(DVB); framing structure, channel coding and modulation for digital terrestrial television Jun. 1997
2. Swartzlander Young Joseph A radix-4 delay commutor for fast Fourier transform processor implementation IEEE J. Solid-State Circuits SC-19 Oct. 1984
3. E. Bidet D. Castelain C. Joanblanq P. Senn A fast single-chip implementation of 8192 complex point FFT IEEE J.Solid-State Circuits 30 3 300 305 Mar 1995
4. P. Duhamel H. Hollmann Split-radix FFT algorithm Electronic Letters 20 1 14 16 Jan. 1984
5. M. Vetterli P. Duhamel Split-radix algorithm for length-pm DFT's IEEE Trans. on Acoustic, speech, signal processing 37 1 57 64 Jan. 1989
6. M. A. richard On hardware implementation of the split-radix FFT IEEE Trans. on Acoustic, speech, signal processing 36 10 1575 1581 Oct. 1989
7. E. H. Wold A. M. Despain Pipeline and parallel-pipeline FFT processors for VLSI implementations IEEE Trans. on Computers C-33 5 414 426 May 1984
8. J. A. Johnston Parallel pipeline fast Fourier transformer Proc. IEE 130 564 572 1983
9. J. Melander Design of SIC FFT architectures May 1997 Linkoping university