A 40-Gb/s Integrated Clock and Data Recovery Circuit in a 50-GHz fT Silicon Bipolar Technology

IEEE Journal of Solid-State Circuits

Volumn 34, Issue 9, 1999, Pages 1320-1324

  Wurzer, Martin ^a   Böck, Josef ^a   Knapp, Herbert ^a   Zirwas, Wolfgang ^a   Schumann, Fritz ^a   Felder, Alfred ^a  

^a SIEMENS AG   (Germany)

Author keywords

Bipolar digital integrated circuits; Clocks; Data communication; High speed integrated circuits; Phase locked loops; Synchronization

Indexed keywords

EID: 0348099745     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.782092     Document Type: Article

References (14)

1. K. Hagimoto, Y. Miyamoto, T. Kataoka, H. Ichino, and O. Nakajima, "Twenty-Gbit/s signal transmission using simple high-sensitivity optical receiver," in OFC'92 Tech. Dig., Feb. 1992, p. 48.
2. A. Felder, M. Möller, J. Popp, J. Böck, and H.-M. Rein, "46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology." IEEE J. Solid-State Circuits, vol. 31, pp. 481-486, Apr. 1996.
3. W. Bogner, U. Fischer, E. Gottwald, and E. Müllner, "20 Gbit/s TDM nonrepeatered transmission over 198 km DSF using Si-bipolar IC for demultiplexing and clock recovery," in Proc. ECOC, Sept. 1996, paper TuD.3.4.
4. W. Bogner, E. Gottwald, A. Schöpflin, and C.-J. Weiske, "40 Gbit/s unrepeatered optical transmission over 148 km by electrical time division multiplexing and demultiplexing," Electron. Lett., vol. 33, no. 25, pp. 2136-2137, Dec. 1997.
5. R. Yu, R. Pierson, P. Zampardi, K. Runge, A. Campana, D. Meeker, K. C. Wang, A. Petersen, and J. Bowers, "Packaged clock recovery integrated circuits for 40 GBit/s optical communication links," in GaAs IC Symp. Tech. Dig., Nov. 1996. pp. 129-132.
6. M. Mokhtari, T. Swahn, R. H. Walden, W. E. Stanchina, M. Kardos, T. Juhola, G. Schuppener, H. Tenhunen, and T. Lewin, "InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 V," IEEE J. Solid-State Circuits, vol. 32, pp. 1371-1383, Sept. 1997.
7. M. Lang, Z.-G. Wang, Z. Lao, M. Schlechtweg, A. Thiede, M. Rieger-Motzer, M. Sedler, W. Bronner, G. Kaufel, K. Köhler, A. Hülsmann, and B. Raynor, "20-40 Gb/s 0.2-μm GaAs HEMT chip set for optical data receiver," IEEE J. Solid-State Circuits, vol. 32, pp. 1384-1393, Sept. 1997.
8. A. Felder, M. Möller, M. Wurzer, M. Rest, T. F. Meister, and H.-M. Rein, "60 Gbit/s regenerating demultiplexer in SiGe bipolar technology." Electron. Lett., vol. 33, no. 23, pp. 1984-1986, Nov. 1997.
9. J. Hauenschild, A. Felder, M. Kerber, H.-M. Rein, and L. Schmidt, "A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology," in Proc. IEEE BCTM' 92, Sept. 1992, pp. 151-154.
10. H.-M. Rein and M. Möller, "Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s," IEEE J. Solid-State Circuits, vol. 31, pp. 1076-1090, Aug. 1996.
11. J. Hauenschild and H.-M. Rein, "Influence of transmission-line interconnections between Gbit/s IC's on time jitter and instabilities," IEEE J. Solid-State Circuits, vol. 25, pp. 763-766, June 1990.
12. J. Böck, A. Felder, T. F. Meister, M. Franosch, K. Aufinger, M. Wurzer, R. Schreiter, S. Boguth, and L. Treitinger "A 50 GHz implanted base silicon bipolar technology with 35 GHz static frequency divider," in Symp. VLSI Technology Tech. Dig., June 1996, pp. 108-109.
13. J. Böck, M. Franosch, H. Schäfer, H. v. Philipsborn, and J. Popp, "In-situ doped emitter-polysilicon for 0.5 μm silicon bipolar technology," in Proc. ESSDERC'95. The Hague, the Netherlands, Sept. 1995, pp. 421-424.
14. M. Möller, H.-M. Rein, A. Felder, and T. F. Meister, "60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique," Electron. Lett., vol. 33, no. 8, pp. 679-680, Apr. 1997.