Dynamic Platform Management for Configurable Platform-Based System-on-Chips

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 641-648

  Sekar, Krishna ^a   Lahiri, Kanishka ^a   Dey, Sujit ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DYNAMIC VOLTAGE SCALING (DVC); SYSTEM ON A CHIP (SOC);

ALGORITHMS; BUFFER STORAGE; COMPUTER SOFTWARE; DATA STORAGE EQUIPMENT; ENERGY EFFICIENCY; HAND HELD COMPUTERS; MARKETING; MICROPROCESSOR CHIPS; OPTIMIZATION; THROUGHPUT;

APPLICATION SPECIFIC INTEGRATED CIRCUITS;

EID: 0347409177     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. "Intel IXA Network Processors." http://www.Intel.com/design/network/products/npfamily.
2. N. R. Potlapally, S. Ravi, and A. Raghunathan, "System design methodologies for a wireless security processing platform," in Proc. Design Automation Conf., pp. 777-782, June 2002.
3. "Trimedia Technologies." http://www.trimedia.com.
4. "Xtensa Architecture and Performance." http://www.tensilica.com/Xtensa_white_paper.pdf.
5. V. Kathail, S. Aditya, R. Schreiber, B. R. Rau, D. C. Cronquist, and M. Sivaraman, "PICO: Automatically Designing Custom Computers," IEEE Computer, vol. 35, pp. 39-47, Sept. 2002.
6. "Excalibur System on Programmable Chip Data Sheets." http://www.altera.com/literature/ ds/ds_arm.pdf.
7. "Intel SA-1110 Processor." http://www.intel.com/design/pca/applicationsprocessors/1110_brf.htm.
8. A. Malik, B. Moyer, and D. Cermak, "The MCORE M340 unified cache architecture," in Proc. Intl. Conf. on Computer Design, pp. 577-580, Sept. 2000.
9. P. R. Panda, F. Catthoor, N. D. Dutt, K. Danckaert, E. Brockmeyer, C. Kulkarni, A. Vander-cappelle, and P. G. Kjeldsberg, "Data and Memory optimization Techniques for Embedded Systems," ACM Trans. Design Automation Electronic Systems, vol. 6, pp. 149-206, Apr. 2001.
10. T. D. Givargis and F. Vahid, "Platune: A Tuning Framework for System-on-a-Chip Platform," IEEE Trans. Computer-Aided Design, vol. 21, Nov. 2002.
11. R. Balasubramonian, D. H. Albonesi, A. Buyuktosunoglu, and S. Dwarkadas, "Memory Hierarchy Reconfiguration for Energy and Performance in General-Purpose Processor Architectures," in International Symposium on Microarchitecture, pp.245-257, 2000.
12. A. V. Veidenbaum, W. Tang, R. Gupta, A. Nicolau, and X. Ji, "Adapting Cache Line Size to Application Behavior," in Proc. Int. Conf. on Supercomputing, June 1999.
13. C. Zhang, F. Vahid, and W. Najjar, "A Highly-Configurable Cache Architecture for Embedded Systems," in Proc. Int. Symp. Computer Architecture, June 2003.
14. "The Avalon Bus Specification." http://www.altera.com/literature/manual/mnl_avalon_bus.pdf.
15. K. Lahiri, A. Raghunathan, G. Lakshminarayana, and S. Dey, "Communication Architecture Tuners: A Methodology for the Design of High Performance Communication Architectures for System-on-Chips," in Proc. Design Automation Conf., pp. 513-518, June 2000.
16. "Quicksilver Technologies." http://www.qstech.com.
17. S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. Taylor, "PipeRench: A Reconfigurable Architecture and Compiler," IEEE Computer, vol. 33, Apr. 2000.
18. "PACT XPP Technologies." http://www.pactcorp.com.
19. T. Pering and R. Broderson, "Dynamic Voltage Scaling and the Design of a Low-Power Micro-processor System," in Proc. Int. Symp. Computer Architecture, June 1998.
20. T. Simunic, L. Benini, A. Acquaviva, P. Glynn, and G. D. Micheli, "Dynamic Voltage Scaling and Power Management for Portable Systems," in Proc. Design Automation Conf., June 2001.
21. R. Banakar, S. Steinke, B. Lee, M. Balakrishnan, and P. Marwedel, "Scratchpad Memory: A Design Alternative for Cache On-Chip Memory in Embedded Systems," in Proc. International Symposium on Hardware/Software Codesign, pp. 73-78, May 2003.
22. "Specifications of the 3GPP Confidentiality and Integrity Algorithms (Documents 1 and 2)." http://www.3gpp.org/TB/Other/algorithms.htm.
23. "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications." IEEE Computer Society LAN/MAN Standards Committee, IEEE Std 802.11-1999 Edition.
24. K. Balachandran, "Convergence of 3G and WLAN." IEEE Intl. Conf. on Communications, May 2002, http://www.icc2002.com/notes.html.
25. K. Choi, K. Dantu, W.-C. Cheng, and M. Pedram, "Frame-Based Dynamic Voltage and Frequency Scaling for an MPEG Decoder," in Proc. Int. Conf. Computer-Aided Design, pp. 732-737, Nov. 2002.
26. C. L. Liu and J. W. Layland, "Scheduling algorithms for multiprogramming in a hard real-time environment," Journal of the ACM, vol. 20, no. 1, 1973.
27. M. R. Garey and D. S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. Freeman, 1979.
28. "ARM Developer Suite (ADS) version 1.2." http://www.arm.com/devtools/ADS.
29. A. Sinha and A. P. Chandrakasan, "JouleTrack - A Web Based Tool for Software Energy Profiling," in Proc. Design Automation Conf., pp. 220-225, June 2001.