Frame-based dynamic voltage and frequency scaling for a MPEG decoder

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2002, Pages 732-737

  Choi, Kihwan ^a   Dantu, Karthik ^a   Cheng, Wei Chung ^a   Pedram, Massoud ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DECODER; DYNAMIC VOLTAGE; FREQUENCY SCALING; PREDICTION ERROR; SUPPLY VOLTAGE; VOLTAGE SCALING;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; DIGITAL SIGNAL PROCESSING; ELECTRIC LOSSES; ELECTRIC POTENTIAL; VLSI CIRCUITS;

DECODING;

EID: 0036911575     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/774572.774680     Document Type: Conference Paper

References (14)

1. M. Horowitz, T. Indermaur, and R. Gonzalez, "Low-power digital design," IEEE Symp. on Low Power Electronics, 1994, pp. 8-11.
2. M. Weiser, B. Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. 1st Symp on Operating Systems Design Implementation, 1994, pp. 13-23.
3. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithms for dynamic speed-setting of a low power CPU," in Proc. 1st ACM Int. Conf. Mobile Computing Networking, 1995, pp. 13-25.
4. A. Chandrakasan, V. Gutnik, and T. Xanthopoulus, "Data driven signal processing: an approach or energy efficient computing," ISLPED-96: ACM/IEEE International Symposium on Low Power Electronics and Design, 1996, pp. 347-352.
5. D. Shin, J. Kim, and S. Lee, "Low-energy intra-task voltage scheduling using static timing analysis," in Proc. Design Automation Conference, 2001, pp. 438-443.
6. S. Lee and T. Sakurai, "Run-time power control scheme using software feedback loop for low-power real-time applications," in Proc. ASP-DAC, 2000, pp. 381-386.
7. J. Mitchell, W. Pennebaker, C. Fogg, and Didier LeGall, MPEG video compression standard, Champman and Hall, 1996.
8. http://developer.intel.com/design/strong.
9. K. Patel, B. Smith, and L. Rowe, "Performance of a software MPEG video decoder," First ACM Int'l Conf. on Multimedia, 1993, pp. 75-82.
10. A. Bavier, A. Montz, and L. Peterson, "Predicting MPEG execution times," SIGMETRICS / PERFORMANCE '98, Int'l Conf. On Measurement and Modeling of Computer Systems, 1998, pp. 131-140.
11. J. Pouwelse, K. Langendoen, R. Lagendijk, and H. Sips, "Power-aware video decoding," presented at the 22nd Picture Coding Symposium, Seoul, Korea, 2001.
12. T. Burd, T. Pering, A. Stratakos, and R. Brodersen, "A dynamic voltage scaled microprocessor system," IEEE Journal of Solid-State Circuit, vol. 35, no. 11, Nov. 2000, pp. 1571-1580.
13. http://bmrc.berkeley.edu/frame/research/mpeg.
14. T. Pering, T. Burd, and R. Broderson, "The simulation and evaluation of dynamic voltage scaling algorithms," 1998 International Symposium on Low Power Electronics and Design, pp. 76-81.