Architectural Synthesis Integrated with Global Placement for Multi-Cycle Communication

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 536-543

  Cong, Jason ^a   Fan, Yiping ^a   Han, Guoling ^a   Yang, Xun ^a   Zhang, Zhiru ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; C (PROGRAMMING LANGUAGE); COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER ARCHITECTURE; DISTRIBUTED PARAMETER CONTROL SYSTEMS; PROGRAM COMPILERS; UNIX;

CLOCK CYCLES; MULTI-CYCLE COMMUNICATION;

COMPUTER AIDED DESIGN;

EID: 0346777484     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. P. Chong and R. K. Brayton, "Characterization of Feasible Retimings," in Proceedings of International Workshop on Logic and Synthesis, pp. 1-6, Jun. 2001.
2. J. Cong, "Timing Closure Based on Physical Hierarchy," in Proceedings of 2002 International Symposium on Physical Design, pp. 170-174, Apr, 2002.
3. J. Cong, Y. Fan, X. Yang and Z. Zhang, "Architecture and Synthesis for Multi-Cycle Communication," in Proceedings of 2003 International Symposium on Physical Design, pp. 190-196, Apr. 2003.
4. J. Cong and S. K. Lim, "Physical Planning with Retiming," in Proceedings of International Conference on Computer Aided Design, pp. 2-7, Nov. 2000.
5. J. Cong and C. Wu, "FPGA Synthesis with Retiming and Pipelining for Clock Period Minimization of Sequential Circuits," in Proceedings of the 34th Design Automation Conference, pp. 644-649, Jun. 1997.
6. J. Cong and X. Yuan, "Multilevel Global Placement with Retiming," in Proceedings of 40th Design Automation Conference, pp. 208-213, Jun. 2003.
7. R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman and F. K. Zadek, "An Efficient Method of Computing Static Single Assignment," in Proceedings of ACM Symposium on Principles of Programming Languages, Jan. 1989.
8. Y. M. Fang and D. F. Wong, "Simultaneous Functional-Unit Binding and Floorplanning," in Proceedings of International Conference on Computer Aided Design, pp. 317-321, Nov. 1994.
9. J. Jeon, D. Kim, D. Shin and K. Choi, "High-level Synthesis under Multi-Cycle Interconnect Delay," in Proceedings of Asia and South Pacific Design Automation Conference, pp. 662-667, Jan. 2001.
10. D. Kim, J. Jung, S. Lee, J. Jeon and K. Choi, "Behavior-to-Placed RTL Synthesis with Performance-Driven Placement," in Proceedings of International Conference on Computer Aided Design, pp. 320-326, Nov. 2001.
11. C. Lee, M. Potkonjak and W. H. Mangione-Smith, "Mediabench: A tool for evaluating and synthesizing multimedia and communicatons systems," in Proceedings of International Symposium on Microarchitecture, pp. 330-335, Nov. 1997.
12. A. Marquardt, V. Betz and J. Rose, "Timing-Driven Placement for FPGAs," in Proceedings of International Symposium on Field Programmable Gate Arrays, pp. 203-213, Feb. 2000.
13. G. D. Micheli, "Synthesis and Optimization of Digital Circuits," McGraw-Hill, 1994.
14. M. C. Papaefthymiou, "Understanding Retiming Through Maximum Average-Delay Cycles," Mathematical Systems Theory, vol. 27, pp. 65-84, 1994.
15. P. Paulin and J. Knight, "Force-Directed Scheduling for Behavioral Synthesis of ASICs," in IEEE Trans. on CAD, vol. 8(6), pp. 661-679, Jun. 1989.
16. P. Prabhakaran and P. Banerjee, "Parallel Algorithms for Simultaneous Scheduling, Binding and Floorplanning in High-Level Synthesis," in Proceedings of International Symposium on Circuits and Systems, pp. 372-376, May 1998.
17. D. P. Singh and S. D. Brown, "Integrated Retiming and Placement for Field Programmable Gate Arrays," in Proceedings of International Symposium on Field Programmable Gate Arrays, pp. 67-76, Feb. 2002.
18. M. D. Smith and G. Holloway, "An Introduction to Machine SUIF and its Portable Libraries for Analysis and Optimization," Division of Engineering and Applied Sciences, Harvard University.
19. M. B. Srivastava and M. Potkonjak, "Optimum and Heuristic Transformation Techniques for Simultaneous Optimization of Latency and Throughput," in IEEE Trans. on VLSI Systems, vol. 3(1), pp. 2-19, Mar. 1995.
20. J. Um, J. Kim and T. Kim, "Layout-Driven Resource Sharing in High-Level Synthesis," in Proceedings of International Conference on Computer Aided Design, pp. 614-618, Nov. 2002.
21. J. Weng and A. Parker, "3D Scheduling: High-level Synthesis with Floorplanning," in Proceedings of 28th Design Automation Conference, pp. 668-673, Jun. 1991.
22. Altera Web Site, http://www.altera.com.
23. FFT package, http://momonga.t.u-tokyo.ac.jp/̃ooura/fft.html.
24. SUIF compiler, http://suif.stanford.edu.