A CMOS stochastic associative processor using PWM chaotic signals

IEICE Transactions on Electronics

Volumn E84-C, Issue 12, 2001, Pages 1723-1729

  Yamanaka, Toshio ^a   Morie, Takashi ^a   Nagata, Makoto ^a   Iwata, Atsushi ^a  

^a HIROSHIMA UNIVERSITY   (Japan)

Author keywords

Chaotic signals; Pulse width modulation; PWM; Stochastic association

Indexed keywords

EID: 0346627709     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (14)

1. J.J. Hopfield, "Neurons with graded response have collective computational properties like those of two-state neurons," Proc. Natl. Acad. Sci. USA, vol.81, pp.3088-3092, 1984.
2. T. Yamashita, T. Shibata, and T. Ohmi, "Neuron MOS winner-take-all circuit and its application to associative memory," IEEE Int. Solid-State Circuits Conf. Dig., pp.230-237, 1993.
3. T. Ogura, M. Nakanishi, T. Baba, Y. Nakabayashi, and R. Kasai, "A 336-kbit content addressable memory for highly parallel image processing," Proc. IEEE Custom Integrated Circuits Conf., pp.273-27C, 1996.
4. H.J. Mattausch, T. Gyohten, Y. Soda, and T. Koide, "An architecture for compact associative memories with deca-ns nearest-match capability up to large distances," in IEEE Int. Solid-State Circuits Conf. Dig., pp.170-171, 2001.
5. M. Saen, T. Morie, M. Nagata, and A. Iwata, "A stochastic associative memory using single-electron tunneling devices," IEICE Trans. Electron., vol.E81-C, no.1, pp.30-35, Jan. 1998.
6. T. Yamanaka, T. Morie, M. Nagata, and A. Iwata, "A stochastic associative memory using single-electron devices and its application to digit pattern association," Ext. Abs. of Int. Conf. on Solid State Devices and Materials, pp.190-191, 1998.
7. T. Yamanaka, T. Morie, M. Nagata, and A. Iwata, "A single-electron stochastic associative processing circuit robust to random background-charge effects and its structure using nanocrystal floating-gate transistors," Nanotechnology, vol.11, no.3, pp.154-160, 2000.
8. K. Murakoshi, T. Morie, M. Nagata, and A. Iwata, "An arbitrary chaos generator core circuit using PWM/PPM signals," Asia and South Pacific Design Automation Conf., pp.23-24, 2000.
9. A. Iwata and M. Nagata, "A concept of analog-digital merged circuit architecture for future VLSI's," IEICE Trans. Fundamentals., vol.E79-A, no.2, pp.145-157, Feb. 1996.
10. A. Iwata, T. Morie, and M. Nagata, "Merged analog-digital circuits using pulse modulation for intelligent SoC applications," IEICE Trans. Fundamentals., vol.E84-A, no.2, pp.486-496, Feb. 2001.
11. T. Morie, S. Sakabayashi, H. Ando, M. Nagata, and A. Iwata, "Pulse modulation circuit techniques for nonlinear dynamical systems," Proc. Int. Symp. on Nonlinear Theory and its Application, pp.447-450, 1998.
12. M.E. Robinson, H. Yoneda, and E. Sánchez-Sinencio, "A modular CMOS design of a Hamming network," IEEE Trans. Neural Networks, vol.3, pp.444-456, 1992.
13. T. Yamanaka, T. Morie, M. Nagata, and A. Iwata, "A stochastic association circuit using PWM chaotic signals," Ext. Abs. of Int. Conf. on Solid State Devices and Materials, pp.100-101, 1999.
14. J. Lazzaro, S. Ryckebusch, M.A. Mahowald, and C.A. Mead, "Winner-take-all networks of O(n) complexity," in Advances in Neural Information Processing Systems 1, ed. D.S. Touretzky, pp.703-711, Morgan Kaufmann, 1989.