-
2
-
-
0024092072
-
-
1988.
-
L.O. Chua and L. Yang, "Cellular neural networks: Applications," IEEE Trans. Circuits & Syst., vol.35, no.10, pp.1273-1290, 1988.
-
"Cellular Neural Networks: Applications," IEEE Trans. Circuits & Syst., Vol.35, No.10, Pp.1273-1290
-
-
Chua, L.O.1
Yang, L.2
-
3
-
-
0032676401
-
-
1999.
-
J.L. Johnson, M.L. Padgett, and O. Omidvar, "Overview of Pulse Coupled Neural Networks (PCNN) special issue," IEEE Trans. Neural Networks, vol.10, no.3, pp.461-463, 1999.
-
M.L. Padgett, and O. Omidvar, "Overview of Pulse Coupled Neural Networks (PCNN) Special Issue," IEEE Trans. Neural Networks, Vol.10, No.3, Pp.461-463
-
-
Johnson, J.L.1
-
4
-
-
0023855840
-
-
1988.
-
C.A. Mead and M.A. Mahowald, "A silicon model of early visual processing," Neural Networks, vol.1, pp.91-97, 1988.
-
"A Silicon Model of Early Visual Processing," Neural Networks, Vol.1, Pp.91-97
-
-
Mead, C.A.1
Mahowald, M.A.2
-
5
-
-
0028461760
-
-
1994.
-
T. Ohmi and T. Shibata, "The concept of four-terminal devices and its significance in the implementation of intelligent integrated circuits," IEICE Trans. Electron., vol.E77-C, no.7, pp.1032-1041, July 1994.
-
"The Concept of Four-terminal Devices and Its Significance in the Implementation of Intelligent Integrated Circuits," IEICE Trans. Electron., Vol.E77-C, No.7, Pp.1032-1041, July
-
-
Ohmi, T.1
Shibata, T.2
-
6
-
-
0029183679
-
-
135-143, 1995.
-
H. Kosaka, T. Shibata, H. Ishii, and T. Ohmi, "An excellent weight-updating-linearity EEPROM synapse memory cell for self-learning neuron-MOS neural networks," IEEE Trans. Electron Devices, vol.42, pp. 135-143, 1995.
-
T. Shibata, H. Ishii, and T. Ohmi, "An Excellent Weight-updating-linearity EEPROM Synapse Memory Cell for Self-learning Neuron-MOS Neural Networks," IEEE Trans. Electron Devices, Vol.42, Pp.
-
-
Kosaka, H.1
-
7
-
-
0029359665
-
-
1995.
-
T. Shibata, H. Kosaka, H. Ishii, and T. Ohmi, "A neuron-MOS neural network using self-learning-compatible synapse circuits," IEEE J. Solid-State Circuits, vol.30, pp.913-922, 1995.
-
H. Kosaka, H. Ishii, and T. Ohmi, "A Neuron-MOS Neural Network Using Self-learning-compatible Synapse Circuits," IEEE J. Solid-State Circuits, Vol.30, Pp.913-922
-
-
Shibata, T.1
-
8
-
-
0030086540
-
-
1996.
-
A. Iwata and M. Nagata, "A concept of analog-digital merged circuit architecture for future VLSI's," IEICE Trans. Fundamentals, vol.E79-A, no.2, pp.145-157, Feb. 1996.
-
"A Concept of Analog-digital Merged Circuit Architecture for Future VLSI's," IEICE Trans. Fundamentals, Vol.E79-A, No.2, Pp.145-157, Feb.
-
-
Iwata, A.1
Nagata, M.2
-
9
-
-
0347247601
-
-
1997.
-
M. Nagata and A. Iwata, "PWM signal processing architecture for intelligent systems," Computers & Electrical Engineering, vol.23, no.6, pp.393-405, 1997.
-
"PWM Signal Processing Architecture for Intelligent Systems," Computers & Electrical Engineering, Vol.23, No.6, Pp.393-405
-
-
Nagata, M.1
Iwata, A.2
-
10
-
-
0026868199
-
-
1992.
-
A. Hamilton, A.F. Murray, D.J. Baxter, S. Churcher, H.M. Reekie, and L. Tarassenko, "Integrated pulse stream neural networks: Results, issues, and pointers," IEEE Trans. Neural Networks, vol.3, no.3, pp.385-393, 1992.
-
A.F. Murray, D.J. Baxter, S. Churcher, H.M. Reekie, and L. Tarassenko, "Integrated Pulse Stream Neural Networks: Results, Issues, and Pointers," IEEE Trans. Neural Networks, Vol.3, No.3, Pp.385-393
-
-
Hamilton, A.1
-
11
-
-
33749926934
-
-
1994.
-
A.F. Murray and L. Tarassenko, Analogue Neural VLSI - A Pulse Stream Approach, Chapman & Hall, London, UK, 1994.
-
Analogue Neural VLSI - A Pulse Stream Approach, Chapman & Hall, London, UK
-
-
Murray, A.F.1
Tarassenko, L.2
-
12
-
-
85027189210
-
-
1,000 neurons fully interconnected via 1,000,000 6-bit synapses," Proc. Int. Conf. on Neural Information Processing (ICONIP), pp.1251-1256, 1996.
-
Y. Hirai and M. Yasunaga, "A PDM digital neural network system with 1,000 neurons fully interconnected via 1,000,000 6-bit synapses," Proc. Int. Conf. on Neural Information Processing (ICONIP), pp.1251-1256, 1996.
-
"A PDM Digital Neural Network System with
-
-
Hirai, Y.1
Yasunaga, M.2
-
13
-
-
0030121747
-
-
1996.
-
T. Yamauchi, Y. Morooka, and H. Ozaki, "A low power and high speed data transfer scheme with asynchronous compressed pulse width modulation for AS-memory," IEEE J. Solid-State Circuits, vol.31, pp.523-530, 1996.
-
Y. Morooka, and H. Ozaki, "A Low Power and High Speed Data Transfer Scheme with Asynchronous Compressed Pulse Width Modulation for AS-memory," IEEE J. Solid-State Circuits, Vol.31, Pp.523-530
-
-
Yamauchi, T.1
-
14
-
-
0028824103
-
-
1995.
-
L. Chen and K. Aihara, "Chaotic simulated annealing by a neural network model with transient chaos," Neural Networks, vol.8, no.6, pp.915-930, 1995.
-
"Chaotic Simulated Annealing by A Neural Network Model with Transient Chaos," Neural Networks, Vol.8, No.6, Pp.915-930
-
-
Chen, L.1
Aihara, K.2
-
15
-
-
0029206489
-
-
1995.
-
D.L. Wang and D. Terman, "Locally excitatory globally inhibitory oscillator networks," IEEE Trans. Neural Networks, vol.6, no.1, pp.283-286, 1995.
-
"Locally Excitatory Globally Inhibitory Oscillator Networks," IEEE Trans. Neural Networks, Vol.6, No.1, Pp.283-286
-
-
Wang, D.L.1
Terman, D.2
-
16
-
-
0033904874
-
-
2000.
-
H. Ando, M. Miyake, T. Morie, M. Nagata, and A. Iwata, "A nonlinear oscillator network for gray-level image segmentation and PWM/PPM circuits for its VLSI implementation," IEICE Trans. Fundamentals, vol.E83-A, no.2, pp.329-336, Feb. 2000.
-
M. Miyake, T. Morie, M. Nagata, and A. Iwata, "A Nonlinear Oscillator Network for Gray-level Image Segmentation and PWM/PPM Circuits for Its VLSI Implementation," IEICE Trans. Fundamentals, Vol.E83-A, No.2, Pp.329-336, Feb.
-
-
Ando, H.1
-
17
-
-
0022137356
-
-
10, pp.1083-1085, 1985.
-
A.B. Rodriguez-Vazquez, J.L. Huertas, and L.O. Chua, "Chaos in a switched-capacitor circuit," IEEE Trans. Circuits & Syst., vol.CAS-32, no. 10, pp.1083-1085, 1985.
-
J.L. Huertas, and L.O. Chua, "Chaos in A Switched-capacitor Circuit," IEEE Trans. Circuits & Syst., Vol.CAS-32, No.
-
-
Rodriguez-Vazquez, A.B.1
-
18
-
-
10444289328
-
-
1999.
-
R. Rovatti, N. Manaresi, G. Setti, and E. Franchi, "A current-mode circuit implementing chaotic continuous piecewise-affine Markov maps," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro), pp.275-282, 1999.
-
N. Manaresi, G. Setti, and E. Franchi, "A Current-mode Circuit Implementing Chaotic Continuous Piecewise-affine Markov Maps," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems (MicroNeuro), Pp.275-282
-
-
Rovatti, R.1
-
19
-
-
0031186289
-
-
1997.
-
T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear function generators and chaotic signal generators using a pulse-width modulation method," Electron. Lett., vol.33, no.16, pp.1351-1352, 1997.
-
S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear Function Generators and Chaotic Signal Generators Using A Pulse-width Modulation Method," Electron. Lett., Vol.33, No.16, Pp.1351-1352
-
-
Morie, T.1
-
20
-
-
85027134467
-
-
1998.
-
T. Morie, S. Sakabayashi, H. Ando, M. Nagata, and A. Iwata, "Pulse modulation circuit techniques for nonlinear dynamical systems," Proc. Int. Symp. on Nonlinear Theory and its Application (NOLTA'98), pp.447-450, Crans-Montana, Sept. 1998.
-
S. Sakabayashi, H. Ando, M. Nagata, and A. Iwata, "Pulse Modulation Circuit Techniques for Nonlinear Dynamical Systems," Proc. Int. Symp. on Nonlinear Theory and Its Application (NOLTA'98), Pp.447-450, Crans-Montana, Sept.
-
-
Morie, T.1
-
21
-
-
0033322136
-
-
1999.
-
S. Kinoshita, T. Morie, M. Nagata, and A. Iwata, "New non-volatile analog memory circuits using PWM methods," IEICE Trans. Electron., vol.E82-C, no.9, pp.1655-1661, Sept. 1999.
-
T. Morie, M. Nagata, and A. Iwata, "New Non-volatile Analog Memory Circuits Using PWM Methods," IEICE Trans. Electron., Vol.E82-C, No.9, Pp.1655-1661, Sept.
-
-
Kinoshita, S.1
-
22
-
-
0027694680
-
-
1993.
-
O. Fujita and Y. Amemiya, "A floating-gate analog memory device for neural networks," IEEE Trans. Electron Devices, vol.40, no.11, pp.2029-2035, 1993.
-
"A Floating-gate Analog Memory Device for Neural Networks," IEEE Trans. Electron Devices, Vol.40, No.11, Pp.2029-2035
-
-
Fujita, O.1
Amemiya, Y.2
-
23
-
-
0031672571
-
-
1998.
-
M. Nagata, J. Funakoshi, and A. Iwata, "A PWM signal processing core circuit based on a switched current integration technique," IEEE J. Solid-State Circuits, vol.33, no.1, pp.53-60, 1998.
-
J. Funakoshi, and A. Iwata, "A PWM Signal Processing Core Circuit Based on A Switched Current Integration Technique," IEEE J. Solid-State Circuits, Vol.33, No.1, Pp.53-60
-
-
Nagata, M.1
-
24
-
-
85027146350
-
-
10th Int. Conf on VLSI, pp.77-88, Dec. 1999.
-
A. Iwata, M. Nagata, H. Nakamoto, N. Takeda, M. Homma, H. Higashi, and T. Morie, "A feature associative processor for image recognition based on A-D merged architecture," 10th Int. Conf on VLSI, pp.77-88, Dec. 1999.
-
M. Nagata, H. Nakamoto, N. Takeda, M. Homma, H. Higashi, and T. Morie, "A Feature Associative Processor for Image Recognition Based on A-D Merged Architecture,"
-
-
Iwata, A.1
-
25
-
-
0033280584
-
-
1999.
-
M. Nagata, M. Homma, N. Takeda, T. Morie, and A. Iwata, "A smart CMOS imager with pixel level PWM signal processing," Symposium on VLSI Circuits Digest of Technical Papers, pp.141-144, Kyoto, June 1999.
-
M. Homma, N. Takeda, T. Morie, and A. Iwata, "A Smart CMOS Imager with Pixel Level PWM Signal Processing," Symposium on VLSI Circuits Digest of Technical Papers, Pp.141-144, Kyoto, June
-
-
Nagata, M.1
-
26
-
-
85027199592
-
-
1999.
-
H. Nakamoto, M. Nagata, T. Morie, and A. Iwata, "A pattern matching processor using analog-digital merged architecture based on pulse width modulation," Ext. Abs. of Int. Conf. on Solid State Devices and Materials, pp.98-99, Tokyo, Sept. 1999.
-
M. Nagata, T. Morie, and A. Iwata, "A Pattern Matching Processor Using Analog-digital Merged Architecture Based on Pulse Width Modulation," Ext. Abs. of Int. Conf. on Solid State Devices and Materials, Pp.98-99, Tokyo, Sept.
-
-
Nakamoto, H.1
-
27
-
-
0031069029
-
-
1997.
-
M. Nagata, T. Yoneda, D. Nomasaki, M. Sano, and A. Iwata, "A minimum distance search circuit using dual-line PWM signal processing and charge packet counting techniques," IEEE Int. Solid-State Circuits Conf. Dig., pp.42-43, 1997.
-
T. Yoneda, D. Nomasaki, M. Sano, and A. Iwata, "A Minimum Distance Search Circuit Using Dual-line PWM Signal Processing and Charge Packet Counting Techniques," IEEE Int. Solid-State Circuits Conf. Dig., Pp.42-43
-
-
Nagata, M.1
-
28
-
-
85027154685
-
-
1999.
-
T. Morie, S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear dynamical systems utilizing pulse modulation signals and a CMOS chip generating arbitrary chaos," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bioinspired Systems (MicroNeuro), pp.254-260, 1999.
-
S. Sakabayashi, M. Nagata, and A. Iwata, "Nonlinear Dynamical Systems Utilizing Pulse Modulation Signals and A CMOS Chip Generating Arbitrary Chaos," Proc. Int. Conf. on Microelectronics for Neural, Fuzzy and Bioinspired Systems (MicroNeuro), Pp.254-260
-
-
Morie, T.1
-
29
-
-
0031570072
-
-
1997.
-
D.L. Wang and D. Terman, "Image segmentation based on oscillatory correlation," Neural Computation, vol.9, no.4, pp.805-836, 1997.
-
"Image Segmentation Based on Oscillatory Correlation," Neural Computation, Vol.9, No.4, Pp.805-836
-
-
Wang, D.L.1
Terman, D.2
|