Jitter Transfer Analysis of Tracked Oversampling Techniques for Multigigabit Clock and Data Recovery

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 50, Issue 11, 2003, Pages 775-783

  Choi, Youngdon ^a   Jeong, Deog Kyoon ^a   Kim, Wonchan ^a  

^a Seoul National University   (South Korea)

Author keywords

Clock and data recovery (CDR); Effective phase detector gain; Tracked oversampling

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; DATA REDUCTION; ELECTRIC CLOCKS; ERROR ANALYSIS; PROBABILITY DISTRIBUTIONS; SPURIOUS SIGNAL NOISE; TELECOMMUNICATION LINKS;

DATA RECOVERY; TRACKED OVERSAMPLING;

TIMING JITTER;

EID: 0345724749     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSII.2003.819070     Document Type: Article

References (15)

1. C. Hogge, "A self-correcting clock recovery circuits," J. Lightwave Technol., vol. LT-3, pp. 1312-1314, Dec. 1985.
2. J. Savoj and B. Razavi, "A 10-Gb/s CMOS clock and data recovery circuit with frequency detection," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 78-79.
3. J. Cao, M. Green, A. Momtaz, K. Vakilian, D. Chung, K.-C. Jen, M. Caresosa, X. Wang, W.-G. Tan, T. Cai, T. Fujimori, and A. Hairapetian, "OC-192 transmitter and receiver in standard 0.18-μm CMOS," IEEE. J. Solid-State Circuits, vol. 37, pp. 1768-1780, Dec. 2002.
4. J. D. H. Alexander, "Clock recovery from random binary signals," Electron. Lett., vol. 11, pp. 541-542, Oct. 1975.
5. J. E. Rogers and J. R. Long, "A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18-μm CMOS," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 254-255.
6. A. Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, "A 1.0625 Gbps transceiver with 2 ×-oversampling and transmit signal pre-emphasis," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 238-239.
7. R. Gu, J. M. tran, H.-C. Lin, A.-L. Yee, and M. Izzard, "A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS tranceiver," in ISSCC Dig. Tech. Papers, Feb. 1999, pp. 352-353.
8. R. C. Walker, J. Wu, C. Stout, B. Lai, C. Yen, T. Hornak, and P. Petruno, "A 2-Chip 1.5 Gb/s bus-oriented serial link interface," in ISSCC Dig. Tech. Papers, Feb. 1992, pp. 226-227.
9. I. Lee, C. Yoo, W. Kim, S. Chai, and W. Song, "A 622 Mb/s CMOS clock recovery PLL with time-interleaved phase detector array," in ISSCC Dig. Tech. Papers, Feb. 1996, pp. 198-199.
10. S. Lee, M.-S. Hwang, Y. Choi, S. Kim, Y. Moon, B.-J. Lee, D.-K. Jeong, W. Kim, Y.-J. Park, and G. Ahn, "A 5 Gb/s 0.25 μm CMOS jitter-tolerant variable-interval oversampling clock/data recovery circuits," in ISSCC Dig. Tech. Papers, Feb. 2002, pp. 256-257.
11. Y. Moon, D.-K. Jeong, and G. Ahn, "A 0.6 - 2.5 Gbaud CMOS tracked 3 × oversampling transceiver with dead zone phase detection for robust clock/data recovery," in ISSCC Dig. Tech. Papers, Feb. 2001, pp. 212-213.
12. B.-J. Lee, M.-S. Hwang, S. Lee, and D.-K. Jeong, "A 2.5-10 Gb/s CMOS transceiver with alternating edge sampling phase detector for loop characteristic stabilization," in ISSCC Dig. Tech. Papers, Feb. 2003, pp. 76-77.
13. "Fiber Channel - Methodologies for Jitter and Signal Quality Specification,", T11.2/Project 1316-DT/Rev 1.0, 2001.
14. "SONET OC-192 Transport System Generic Criteria," Telcordia, Piscataway, NJ, Tech. Rep. GR-1377-CORE, Mar. 1998.
15. M. H. Perrott, "Fast and accurate behavioral simulation of fractional-N frequency synthesizers and other PLL/DLL circuits," in Proc. Design Automation Conf., June 2002, pp. 498-503.