Two-level branch prediction using neural networks

Journal of Systems Architecture

Volumn 49, Issue 12-15, 2003, Pages 557-570

  Egan, Colin ^a   Steven, Gordon ^a   Quick, Patrick ^a   Anguera, Rubén ^a   Steven, Fleur ^a   Vintan, Lucian ^b  

^a UNIVERSITY OF HERTFORDSHIRE   (United Kingdom)

^b LUCIAN BLAGA UNIVERSITY OF SIBIU   (Romania)

Author keywords

Backpropagation network; Learning vector quantisation network; Neural branch prediction; Two level adaptive branch prediction

Indexed keywords

BACKPROPAGATION; COMPUTER SIMULATION; LEARNING SYSTEMS; NEURAL NETWORKS; VECTOR QUANTIZATION;

INSTRUCTION LEVEL PARALLELISM (ILP); TWO-LEVEL BRANCH PREDICTION;

PROGRAM PROCESSORS;

EID: 0344465805     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(03)00095-X     Document Type: Article

References (36)

1. T. Ball, J. Larus, Branch Prediction for Free, Proceedings of the SigPlan93 Conference on Programming Language and Implementation, June 1993, pp. 300-313.
2. Burger D., Goodman J.R. Billion-transistor architectures. IEEE Computer. (September):1997;46-49.
3. B. Calder, D. Grunwald, D. Lindsay, Corpus-based static branch prediction, SIGPLAN Notices, June 1995, pp. 79-92.
4. Callan R. The Essence of Neural Networks. 1999;Prentice-Hall.
5. P. Chang, E. Hao, T. Yeh, Y. Patt, Branch Classification: A New Mechanism for Improving Branch Predictor Performance, Micro-27, San Jose, California, November 1994, pp. 22-31.
6. P. Chang, E. Hao, Y.N. Patt, Alternative Implementations of Hybrid Branch Predictors, Micro-29, Ann Arbor, Michigan, November 1995, pp. 252-257.
7. I.K. Chen, J.T. Coffey, T. Mudge, Analysis of Branch Prediction via Data Compression, Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS VII), Cambridge, MA, USA, October 1996, pp. 128-137.
8. C. Egan, Dynamic Branch Prediction in High Performance Superscalar Processors, PhD thesis, University of Hertfordshire, August 2000.
9. C. Egan, G.B. Steven, W. Shim, L. Vintan, Applying caching to two-level adaptive branch prediction, in: Digital Systems Design Architectures, Methods and Tools, Warsaw, Poland, September 2001, pp. 186-193.
10. C. Egan, G.B. Steven, L. Vintan, Cached Two-level Adaptive Branch Predictors with Multiple Stages, Lecture Notes in Computer Science (LNCS) Trends in Network and Pervasive Computing (ARCS-2002), Karlsruhe, Germany, April 2002, pp. 179-191.
11. M. Evers, S.J. Patel, R.S. Chappell, Y.N. Patt, An Analysis of Correlation and Predictability: What makes Two-level Branch Predictors Work, ISCA '25, Barcelona, Spain, June 1998, pp. 52-61.
12. Gallant S.I. Neural Networks and Expert Systems. 1993;MIT Press.
13. Hennessy J.L., Patterson D.A. Computer Architecture: A Quantitative Approach. third ed. 2002;Morgan Kaufmann Publishers.
14. D.A. Jiménez, C. Lin, Dynamic Branch Prediction with Perceptrons. Proc. of the 7th International Symposium on High Performance Computer Architecture (HPCA-7), Monterrey, NL, Mexico 2001, pp. 197-296.
15. Intel Corporation. A Tour of the Pentium® Pro Processor Microarchitecure. http://www.intel.com/procs/p6/p6white/p6white.htm.
16. Kessler R.E. The Alpha 21264 Microprocessor. IEEE Micro. (March):1999;24-36.
17. C.C. Lee, I.-C.K. Chen, T.N. Mudge, The Bi-Mode Branch Predictor, Micro-30, Research Triangle Park, North Carolina, December 1997, pp. 4-13.
18. S. McFarling, Combining Branch Predictors, WRL Technical Note, TN36, DEC, June 1993.
19. T.N. Mudge, I. Chen, J. Coffey, Limits of Branch Prediction, Technical Report, Electrical Engineering and Computer Science Department, The University of Michigan, Ann Arbor, Michigan, USA, January 1996.
20. R. Nair, Dynamic Path-Base Branch Correlation, Micro-28, Ann Arbor, Michigan, November 1995, pp. 15-23.
21. S. Pan, K. So, J.T. Rahmeh, Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation, ASPLOS-V, Boston, October 1992, pp. 76-84.
22. Patt Y.N., Patel S.J., Friendly D.H., Stark J. One billion transistors, one uniprocessor, one chip. IEEE Computer. 1(September):1997;51-57.
23. S. Sechrest, C. Lee, T. Mudge, The Role of Adaptivity in Two-Level Branch Prediction, Micro-29, Ann Arbor, Michigan, November 1995, pp. 264-269.
24. E. Sprangle, R.S. Chappell, M. Alsup, Y.N. Patt, The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference, ISCA'24, Denver, Colorado, June 1997, pp. 284-291.
25. Steven G.B., Christianson D.B., Collins R., Potter R., Steven F.L. A superscalar architecture to exploit instruction level parallelism. Microprocessors and Microsystems. 20(7):1997;391-400.
26. G.B. Steven, C. Egan, P. Quick, L. Vintan, Reducing Cold Start Mispredictions in Two-level Adaptive Branch Predictors, CSCS-12, Bucharest, Romania, May 1999, pp. 145-150.
27. G.B. Steven, C. Egan, L. Vintan, A Cost Effective Cached Correlated Two-level Adaptive Branch Predictor, 18th IASTED International Conference in Applied Informatics, Innsbruck, Austria, February 2000.
28. L.N. Vintan, C. Egan, Extending Correlation in Branch Prediction Schemes, Euromicro99, Vol. 1, Milan, Italy, September 1999, pp. 441-448.
29. L. Vintan, Predicting Branches through Neural Networks: an LVQ and an MLP Approach, Technical Report University of "Lucian Blagaquot;, Sibiu, Romania, February 1999.
30. L. Vintan, M. Iridon, Towards a High Performance Neural Branch Predictor, International Joint Conference on Neural Networks, Washington, USA, July 1999.
31. L. Vintan, Towards a Powerful Dynamic Branch Predictor, Romanian Journal of Information Science and Technology, Bucharest, Romania, 2000.
32. G. Steven, C. Egan, R. Anguera, L. Vintan, Dynamic Branch Prediction using Neural Networks, Proceedings of International Euromicro Conference DSD'2001, Warsaw, Poland, September, 2001, pp. 178-185, ISBN 0-7695-1239-9.
33. T. Yeh, Y.N. Patt, Two-Levels Adaptive Training Branch Prediction, Micro-24, Albuquerque, New Mexico, November 1991, pp. 51-61.
34. T. Yeh, Y. Patt, Alternative Implementations of Two-Level Adaptive Branch Prediction, ISCA -19, Gold Coast, Australia, May 1992, pp. 124-134.
35. T. Yeh, Y. Patt, A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution, Micro-25, Portland, Oregon, December 1992, pp. 129-139.
36. T. Yeh, Y.N. Patt, A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History, ISCA-20, San Diego, May 1993, pp. 257-266.