Dynamic branch prediction using neural networks

Proceedings - Euromicro Symposium on Digital Systems Design: Architectures, Methods and Tools, DSD 2001

Volumn , Issue , 2001, Pages 178-185

  Steven, G ^a   Anguera, R ^a   Egan, C ^a   Steven, F ^a   Vintan, L ^b  

^a UNIVERSITY OF HERTFORDSHIRE   (United Kingdom)

^b LUCIAN BLAGA UNIVERSITY OF SIBIU   (Romania)

Author keywords

Backpropagation; Neural Branch Prediction; Two level Adaptive Branch Prediction

Indexed keywords

BACKPROPAGATION; SYSTEMS ANALYSIS;

ADAPTIVE PREDICTORS; BACKPROPAGATION NETWORK; BRANCH PREDICTION; HIGH PERFORMANCE PROCESSORS; NEURAL BRANCH PREDICTION; NEURAL PREDICTORS; TIME SERIES PREDICTION; VECTOR QUANTISATION;

FORECASTING;

EID: 84969584440     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2001.952279     Document Type: Conference Paper

References (23)

1. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach, Morgan Kaufmann, 2nd edition, 1996.
2. T. Yeh, T. and Y. N. Patt. Two-Levels Adaptive Training Branch Prediction, Micro-24, Albuquerque, New Mexico, November 1991, pp51-61.
3. S. Pan, K. So and J. T. Rahmeh. Improving the Accuracy of Dynamic Branch Prediction Using Branch Correlation, ASPLOS-V, Boston, October 1992, pp76-84.
4. B. Calder, D. Grunwald and D. Lindsay. Corpus-based Static Branch Prediction, SIGPLAN Notices, June 1995, pp79-92.
5. P. Chang, E. Hao and Y. N. Patt. Alternative Implementations of Hybrid Branch Predictors, Micro-29, Ann Arbor, Michigan, November 1995, pp252-257.
6. M. Evers, S. J. Patel, R. S. Chappell and Y. N. Patt. An Analysis of Correlation and Predictability: What makes Two-level Branch Predictors Work, ISCA '25, Barcelona, Spain, June 1998, pp52-61.
7. C. C. Lee, I. -C. K. Chen, and T. N. Mudge. The Bi-Mode Branch Predictor, Micro-30, Research Triangle Park, North Carolina, December 1997, pp4-13.
8. S. McFarling. Combining Branch Predictors, WRL Technical Note, TN36, DEC, June 1993.
9. S. Sechrest, C. Lee and T. Mudge. The Role of Adaptivity in Two-Level Branch Prediction, Micro-29, Ann Arbor, Michigan, November 1995, pp264-269.
10. E. Sprangle, R. S. Chappell, M. Alsup and Y. N. Patt. The Agree Predictor: A Mechanism for Reducing Negative Branch History Interference, ISCA'24, Denver, Colorado, June 1997, pp284-291.
11. T. Yeh and Y. N. Patt. Alternative Implementations of Two-Level Adaptive Branch Prediction, ISCA-19, Gold Coast, Australia, May 1992, pp124-134.
12. T. Yeh and Y. N. Patt. A Comprehensive Instruction Fetch Mechanism for a Processor Supporting Speculative Execution, Micro-25, Portland, Oregon, December 1992, pp129-139.
13. T. Yeh and Y. N. Patt. A Comparison of Dynamic Branch Predictors that Use Two Levels of Branch History, ISCA-20, San Diego, May 1993, pp257-266.
14. R. Nair. Dynamic Path-Base Branch Correlation, Micro-28, Ann Arbor, Michigan, November 1995, pp15-23.
15. C. Egan. Dynamic Branch Prediction in High Performance Superscalar Processors, PhD thesis, University of Hertfordshire, August 2000.
16. th IASTED International Conference in Applied Informatics, Innsbruck, Austria, February 2000.
17. P. Chang, E. Hao, T. Yeh and Y. N. Patt. Branch Classification: A New Mechanism for Improving Branch Predictor Performance, Micro-27, San Jose, California, November 1994, pp22-31.
18. G. B. Steven, C. Egan, P. Quick, and L. Vintan. Reducing Cold Start Mispredictions in Two-level Adaptive Branch Predictors, CSCS-12, Bucharest, May 1999, pp145-150.
19. T. N. Mudge, I. Chen and J. Coffey. Limits of Branch Prediction, Technical Report, Electrical Engineering and Computer Science Department, The University of Michigan, Ann Arbor, Michigan, USA, January 1996.
20. L. N. Vintan and C. Egan. Extending Correlation in Branch Prediction Schemes, Euromicro99, Milan, September 1999, Vol. 1, pp441-448.
21. S. I. Gallant. Neural Networks and Expert Systems, MIT Press, 1993.
22. R. Callan. The Essence of Neural Networks, Prentice-Hall, 1999.
23. G. B. Steven, D. B. Christianson, R. Collins, R. Potter and F. L. Steven. A Superscalar Architecture to Exploit Instruction Level Parallelism, Microprocessors and Microsystems, Vol.20, No 7, March 1997, pp391-400.