메뉴 건너뛰기




Volumn 43, Issue 7, 2000, Pages 116-131

Chromeless phase-shift masks used for sub-100nm SOI CMOS transistors

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; DRY ETCHING; LITHOGRAPHY; MASKS; PLASMA APPLICATIONS; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE MANUFACTURE; SILICON ON INSULATOR TECHNOLOGY;

EID: 0343006729     PISSN: 0038111X     EISSN: None     Source Type: Trade Journal    
DOI: None     Document Type: Article
Times cited : (3)

References (21)
  • 1
    • 33749154391 scopus 로고    scopus 로고
    • note
    • The Lincoln Lab portion of this work was sponsored by the Defense Advanced Research Projects Agency under Air Force Contract #F19628-95C-0002. Opinions, interpretations, conclusions, and recommendations are those of the authors and are not necessarily endorsed by the US government.
  • 2
    • 0005213734 scopus 로고    scopus 로고
    • Vol. 3334, p. 2,1998.
    • H.Y. Liu, et al., SPIE Vol. 3334, p. 2,1998.
    • SPIE
    • Liu, H.Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.