Survey of new research directions in microprocessors

Microprocessors and Microsystems

Volumn 24, Issue 4, 2000, Pages 175-190

  Silc J ^a   Ungerer, T ^b   Robic, B ^c  

^a JO EF STEFAN INSTITUTE   (Slovenia)

^b UNIVERSITY OF KARLSRUHE   (Germany)

^c UNIVERSITY OF LJUBLJANA   (Slovenia)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER STORAGE; PARALLEL PROCESSING SYSTEMS; PROGRAM COMPILERS; VLSI CIRCUITS;

ADVANCED SUPERSCALAR PROCESSORS; DATASCALAR PROCESSORS; MULTISCALAR PROCESSORS; SUPERSPECULATIVE PROCESSORS; TRACE PROCESSORS;

MICROPROCESSOR CHIPS;

EID: 0342906493     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/S0141-9331(00)00072-7     Document Type: Article

References (43)

1. D. Burger, S. Kaxiras, J.R. Goodman, Datascalar architectures, in: Proceedings of the ISCA 24, Denver, CO, 1997, pp. 338-349.
2. Burgess B. Specialization: a way of life. Computer. 31:1998;43.
3. A.P. Burks, H.H. Goldstine, J. von Neumann, Preliminary discussion of the logical design of an electronic computing instrument. Report to the US Army Ordnance Department, 1946. Reprint in: W. Aspray, A.P. Burks (Eds.), Papers of John von Neumann, MIT Press, Cambridge, MA, 1987, pp. 97-146.
4. G.Z. Chrysos, J.S. Emer, Memory dependence prediction using store sets, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 142-153.
5. Colwell R.P. Maintaining a leading position. Computer. 31:1998;45-47.
6. Crisp R. Direct rambus technology: the new main memory standard. IEEE Micro. 17:1997;18-28.
7. Dulong C. The IA-64 architecture at work. Computer. 31:1998;24-31.
8. M. Evers, P.-Y. Chang, Y.N. Patt, Using hybrid branch predictors to improve branch prediction accuracy in the presence of context switches, in: Proceedings of the ISCA 23, Philadelphia, PA, 1996, pp. 3-11.
9. M. Franklin, The multiscalar architecture, Computer Science Technical Report No. 1196, University of Wisconsin-Madison, WI, 1993.
10. F. Gabbay, A. Mendelson, The effect of instruction fetch bandwidth on value prediction, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 272-281.
11. Gillingham P., Vogley B. High-performance, open-standard memory. IEEE Micro. 17:1997;29-39.
12. Grohoski G. Reining in complexity. Computer. 31:1998;41-42.
13. D. Grunwald, A. Klauser, S. Manne, A. Pleszkun, Confidence estimation for speculation control, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 122-131.
14. Katayama Y. Trends in semiconductor memories. IEEE Micro. 17:1997;10-17.
15. Killian E. Challenges, not roadblocks. Computer. 31:1998;44-45.
16. A. Klauser, A. Paithankar, D. Grunwald, Selective eager execution on the polypath architecture, in: Proceedings of the ISCA 25, Barcelona, Spain, 1998, pp. 250-259.
17. Kozyrakis C.E., Patterson D.A. New direction for computer architecture research. Computer. 31:1998;24-32.
18. Lipasti M.H., Shen J.P. The performance potential of value and dependence prediction. Lect. Notes Comput. Sci. 1300:1997;1043-1052.
19. Lipasti M.H., Shen J.P. Superspeculative microarchitecture for beyond AD 2000. Computer. 30:1997;59-66.
20. M.H. Lipasti, C.B. Wilkerson, J.P. Shen, Value locality and load value prediction, in: Proceedings of the ASPLOS VII, Cambridge, MA, 1996, pp. 138-147.
21. S. McFarling, Combining branch predictors, WRL Technical Notes TN-36, Digital Western Research Laboratory, 1993.
22. H. Oehring, U. Sigmund, T. Ungerer, Simultaneous multithreading and multimedia, in: Proceedings of the Workshop on Multi-Threaded Execution, Architecture and Compilation, Orlando, FL, 1999.
23. S.-T. Pan, K. So, J.T. Rahmeh, Improving the accuracy of dynamic branch prediction using branch correlation, in: Proceedings of the ASPLOS V, Boston, MA, 1992, pp. 76-84.
24. Patt Y.N., Patel S.J., Evers M., Friendly D.H., Stark J. Billion transistors, one uniprocessor, one chip. Computer. 30:1997;51-57.
25. E. Rotenberg, Q. Jacobson, Y. Sazeides, J.E. Smith, Trace processors, in: Proceedings of the MICRO-30, Research Triangle Park, NC, 1997, pp. 138-148.
26. Rubinfeld P.I. Managing problems at high speed. Computer. 31:1998;47-48.
27. B. Rychlik, J. Faistl, B. Krug, J.P. Shen, Efficiency and performance impact of value prediction, in: Proceedings of the PACT, Paris, France,1998, pp. 148-154.
28. Sigmund U., Ungerer T. Identifying bottlenecks in multithreaded superscalar multiprocessors. Lect. Notes Comput. Sci. 1123:1996;797-800.
29. Šilc J., Robic B., Ungerer T. Processor Architecture. 1999;Springer, Berlin.
30. Smith J.E., Vajapeyam S. Trace processors: moving to fourth-generation microarchitectures. Computer. 30:1997;68-74.
31. A. Sodani, G.S. Sohi, Understanding the differences between value prediction and instruction reuse, in: Proceedings of the MICRO-31, Dallas, TX, 1998.
32. Sohi G.S. Multiscalar: another fourth-generation processor. Computer. 30:1997;72.
33. G.S. Sohi, S.E. Breach, T.N. Vijaykumar, Multiscalar processors, in: Proceedings of the ISCA 22, Santa Margherita Ligure, Italy, 1995, pp. 414-425.
34. Tremblay M. Increasing work, pushing the clock. Computer. 31:1998;40-41.
35. D.M. Tullsen, S.J. Eggers, H.M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, in: Proceedings of the ISCA 22, Santa Margherita Ligure, Italy, 1995, pp. 392-403.
36. D.M. Tullsen, S.J. Eggers, J.S. Emer, H.M. Levy, J.L. Lo, R.L. Stamm, Exploiting choice: instruction fetch and issue on an implementable simultaneous multithreading processor, in: Proceedings of the ISCA 23, Philadelphia, PA, 1996, pp. 191-202.
37. G. Tyson, K. Lick, M. Farrens, Limited dual path execution. Technical Report CSE-TR 346-97, University of Michigan, 1997.
38. A. Unger, T. Ungerer, E. Zehendner, A compiler technique for speculative execution of alternative program paths targeting multithreaded architectures, in: Proceedings of the Yale Multithreaded Programming Workshop, New Haven, CT, 1998.
39. A. Unger, T. Ungerer, E. Zehendner, Static speculation, dynamic resolution, in: Proceedings of the Seventh Workshop on Compilers for Parallel Computers, Linkoping, Sweden, 1998, pp. 243-253.
40. S. Vajapeyam, T. Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, in: Proceedings of the ISCA 24, Denver, CO, 1997, pp. 1-12.
41. Vijaykumar T.N., Sohi G.S. Task selection for the multiscalar architecture. J. Parallel Distr. Comput. 58:1999;132-158.
42. T.-Y. Yeh, Y.N. Patt, Alternative implementation of two-level adaptive branch prediction, in: Proceedings of the ISCA 19, Gold Coast, Australia, 1992, pp. 124-134.
43. T.-Y. Yeh, Y.N. Patt, A comparision of dynamic branch predictors that use two levels of branch history, in: Proceedings of the ISCA 20, San Diego, CA, 1993, pp. 257-266.