Efficacy and performance impact of value prediction

Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT

Volumn , Issue , 1998, Pages 148-154

  Rychlik, Bohuslav ^a   Faistl, John ^a   Krug, Bryon ^a   Shen, John P ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

PARALLEL ARCHITECTURES; VALUE ENGINEERING;

DATA DEPENDENCIES; HARDWARE MECHANISM; PERFORMANCE IMPACT; PREDICTION RATE; SPECULATIVE EXECUTION; SUPERSCALAR; VALUE PREDICTION; VALUE PREDICTOR;

FORECASTING;

EID: 78149276203     PISSN: 1089795X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PACT.1998.727186     Document Type: Conference Paper

References (20)

1. B. Black, B. Mueller, S. Postal, R. Rakvic, N. Utamaphethai, and J. P. Shen, "Load Execution Latency Reduction." Presented at the 12'h International Conference on Supercomputing, July 1998.
2. A. Cagney. PSIM User's Guide. Available as ftp://cambridge.cygnus.com/pub/psim/index.html, August 1996.
3. K. Diefendorff, and E. Silha, 'The PowerPC User Instruction Set Architecture." In IEEE Micro, pp. 30-41, 1994.
4. R. J. Eickemeyer and S. Vassiliadis, "A Load Instruction Unit For Pipelined Processors," IBM Journal of Research and Development, vol. 37, pp. 547-564, July 1993.
5. J. Gonzalez and A. Gonzalez, "Speculative Execution via Address Prediction and Data Prefetching." In Proceedings of the 11th ACM International Conference on Supercomputing, pp. 196-203, July 1993.
6. IBM Microelectronics Division, PowerPC604 RISC Microprocessor User's Manual, 1994.
7. J. Lee and A. Smith, "Branch Prediction Strategies and Branch Target Buffer Design." IEEE Computer, 21(7):6-22, January 1984.
8. M. H. Lipasti, Value locality and Speculative Execution, Ph.D. thesis, Carnegie Mellon University, April 1997.
9. M.H. Lipasti and J.P. Shen, "Exceeding the Dataflow Limit via Value Prediction," Proceedings of the 29th International Symposium on Microarchitecture (MICRO-29), pp. 226-237, December 1996.
10. M.H. Lipasti, C.B. Wilkerson, and J.P. Shen, "Value locality and load value prediction," Proceedings of the Seventh International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-VII), October 1996.
11. F. Gabbay and A. Mendelson, "Can Program Profiling Support Value Prediction?" In Proceedings of the 30 International Symposium on Microarchitecture (MICRO-30), pp. 270-280, December 1997.
12. F. Gabbay and A. Mendelson, "Speculative Execution Based on Value Prediction." Technical Report 1080 , Technion-Israel Institute of Technology, November 1996.
13. E. Rotenberg, S. Bennett and J. E. Smith, "Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching," Proceedings of the 29th International Symposium on Microarchitecture, pp. 24-34, December 1996.
14. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. Smith, "Trace Processors," Proceedings of the 30th International Symposium on Microarchitecture, December 1997.
15. B". Rychlik, J. Faistl, B. Krug, A. Kurland, J. Sung, M. Velev, and J. P. Shen, "Efficient and Accurate Value Prediction Using Dynamic Classification." CM-ART-1998-01, Carnegie Mellon University, January 1998.
16. B. Rychlik, J. Faistl, B. Krug, and J. P. Shen, "Efficacy and Performance Impact of Value Prediction." CM-ART-1998-03, Carnegie Mellon University, April 1998.
17. Y. Sazeides and J.E. Smith, "The Predictability of Data Values," Proceedings of 30th International Symposium on Microarchitecture (MICRO-30), December 1997.
18. S. Song, M. Denman, and J. Chang, The PowerPC 604 RISC Microprocessor. In IEEE Micro, pp. 8-17, 1994.
19. K. Wang and M. Franklin, "Highly Accurate Data Value Prediction using Hybrid Predictors," Proceedings of 30th International Symposium on Microarchitecture (MICRO-30), December 1997.
20. T-Y. Yeh, D. Marr, and Y. Patt, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and a Branch Address Cache." In Proceedings of the 7th ACM International Conference on Supercomputing, pp. 67-76, July 1993.